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The largest applications of layered two-dimensional (2D) materials such as graphene and 
transition metal dichalcogenides (TMDs) will likely be realized when combined with 
ubiquitous Si very large scale integrated (VLSI) technology. The two grand challenges to 
realize this goal are wafer-scalable device development which preserves the high 
performance of mechanically-exfoliated 2D films, and integration of 2D materials onto Si 
CMOS via scalable bonding transfer.  
To address the first challenge, we investigate the scalable growth of polycrystalline 
graphene and MoS2 through chemical vapor deposition (CVD) and their integration with 
Si VLSI technology. Material characterization techniques (STM, XTEM and XRD) are 
used to investigate the quality of the grown graphene film. The uniformity of the grown 
film is probed through large-area Raman mapping on 150 and 300 mm Si substrates and 
reveals > 95% monolayer uniformity with negligible defects. The electrical properties of 
the grown film on 100 mm substrate are investigated by transferring it to a target Si 
substrate. About 26,000 graphene field-effect transistors (GFETs) were realized by 
conventional Si-CMOS compatible fabrication method. The field-effect mobility, sheet 
 viii 
and contact resistance are investigated on a statistically large number of devices chosen 
randomly. Intrinsic graphene features such as soft current saturation, three-region output 
characteristics at high electric field and frequency doubler and amplifiers are observed on 
the wafer-scale. Our growth and transport results on scalable CVD graphene have enabled 
300 mm synthesis instrumentation that is now commercially available.  
Using similar growth and development mechanisms, we investigated the large-area 
growth of monolayer MoS2 on Si platform and probed the electrical properties of the film 
by using a platform of back-gated field-effect transistors (FET).  
To address the second grand challenge, we developed a novel method for mechanical 
delamination of graphene onto an arbitrary target substrate that potentially can be scaled 
up to wafer-scale. Large area and high quality graphene synthesized on Cu film, using the 
above-mentioned process, is transferred to a Si substrate using a novel direct mechanical 
delamination process based on fracture mechanics. The electrical characterization of the 
transferred film indicates the good quality of the mechanically delaminated graphene and 
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Chapter 1 :  Introduction 
  
1.1. MOTIVATION 
Two-dimensional (2D) materials have attracted widespread attentions in different 
science and engineering fields over the last decade due to their novel electronic, optical 
and mechanical properties. These materials are atomically thin layered crystalline solids 
which represent the thinnest unsupported crystalline materials that can be realized. Their 
layered structures are defined by covalent bonding within each layer and van der Waals 
bonding between the layers. The mostly well-studied 2D materials are graphene and 
transition metal dichalcogenides (TMDs).  
Graphene, the two-dimensional sheet of carbon atoms, has attracted a lot of 
attention on a wide variety of high-performance device applications after its first 
experimental discovery about a decade ago.1 The main reason behind the fast development 
of graphene research is due to its unique properties that have already surpassed those 
observed in other types of materials such as enhanced electrical and thermal conductivity, 
high mechanical strength, high impermeability to gases and optical transparency. However 
a lack of a bandgap in graphene has been a drawback to its application in low-power 
switching or digital transistors. The limitation of graphene applications in digital devices, 
has motivated the search for other 2D materials with substantial bandgap such as TMDs.  
Molybdenum disulfide is a prototypical TMD that has been attracting interest due 
to it large semiconducting band structure (Eg ~ 1.8 eV for monolayer and 1.3 eV for bulk 
films) which is ideal for bulk electronics. However its reported relatively low carrier 
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mobility (< 200 cm2/V.s at room temperature) limits its application for high-speed digital 
electronics.   
Nevertheless, the largest application of 2D materials will likely be realized when 
combined with ubiquitous Si complementary metal-oxide-semiconductor (Si-CMOS) 
technology (Figure 1.1). However, this integration has proven to be a grand challenge due 
to (i) the lack of a reliable large-scale preparation scheme for graphene and other 2D 
materials which preserves the high performance of the mechanically-exfoliated films and 
(ii) a reliable transfer/bonding method for bonding 2D materials to the target Si substrates.  
Over the past decade, researchers have developed methods to address the above-
mentioned challenges. Several different methods have been proposed for growing wafer-
scale graphene, including epitaxial growth on SiC wafers,2,3 reduction of graphene oxide,4,5 
chemical vapor deposition (CVD) on metal thin films,6-8 and recently on hydrogen-
terminated single-crystalline germanium surfaces.9  
The epitaxial growth of graphene has been performed on both the so-called Si-face 
or C-face of SiC wafers at ultra-high vacuum (UHV) condition and at typical temperatures 
above 1200 ºC has often resulted in mainly multilayer graphene.2,10 The epitaxial growth 
on h-BN substrates reported at relatively lower temperature of ~500 ºC is restricted mainly 
by the size and the high cost of the growth substrates.11 Even though, this development 
method can potentially be used for developing graphene on commercial SiC substrates, it 
is restricted by the high cost of the growth substrates and high temperature processing and 






Figure 1.1: Schematic showing the integration of graphene with Si-CMOS circuit. 
 
The reduction of the graphene oxide sheets performed at lower temperatures of ~ 
300 ºC often results in multilayer graphene which has applications mainly as composites, 
coatings, transparent and conductive layers and energy storage,12 and is not suitable for 
VLSI applications. 
The CVD mechanism based on gaseous and solid carbon sources, among the 
abovementioned methods, is the most well-studied and reproducible mechanism and is 
more likely to be compatible with VLSI technology. The CVD mechanism based on 
gaseous and solid carbon sources can be achieved on catalytic metal substrates at 
temperature as low as 650 ºC and 300 ºC.13, 14 The CVD process can be described in three 
different stages; in the first stage, the precursor molecules collide with the surface and they 
can adsorb on it, scatter back to the gas phase or directly proceed to the next step. In the 
second stage, the carbon source molecules, dehydrogenates or partially dehydrogenates to 
form active species on the catalyst surface and finally in the last stage, these active species 
coalesce, nucleates and form graphene. Liquid sources of carbon have higher adsorption 
energy on Cu (111) surface and lower activation energy of dehydrogenation and smaller 
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nucleation barrier energy compared to the gaseous precursor.15 It results in lower 
temperature of graphene growth for liquid and solid precursors.  
The CVD growth of graphene based on CH4 precursor on Cu foils have been 
investigated, where the former (Cu foils) has been the most widely adopted method. 
However, the  CVD growth of graphene on inexpensive and widely-available Cu foils 
while having great potential for roll-to-roll or flexible technology,6,16,17  is not compatible 
with Si CMOS integration process due to the lack of mechanical rigidity of Cu foils. On 
the other hand, deposited Cu films on standard oxidized silicon wafers that afford 
integration compatibility with Si VLSI, previously suffered from uncontrolled 
polycrystalline structure that leads to defective graphene formation with inferior 
performance like lower carrier mobility.18 Recent progress revealed the growth of 
monolayer graphene with minimal defects by controlling parameters such as hydrogen or 
oxygen on the Cu surface to promote Cu(111) crystallization or to suppress graphene 
nucleation, resulting in the growth of large graphene domains across several Cu grains 
respectively.19-21 These studies suggest that the high-quality of graphene synthesized on 
polycrystalline films is sufficient for device applications. Most remarkably, transport 
studies on polycrystalline graphene reported here offer higher peak mobility and improved 
sheet resistance than previous reports on single-crystalline synthesized graphene.9,22 This 
counter-intuitive observation can be understood from theoretical and experimental 
analyses that suggest grain boundary scattering is likely not the dominant mechanism 





Nevertheless, due to the maturity of VLSI technology, the suitable growth and 
bonding methods for integrating 2D materials, must be compatible with the ubiquitous Si 
processing and make the most use of commercially available instrumentation.    
Currently there are no general methods compatible with Si processing for 
integrating graphene grown by the current two major methods (CVD on metal films and 
epitaxial growth on SiC) with conventional Si integrated circuit platform. The most 
common approach for transferring CVD graphene grown on metal substrates is to use the 
PMMA-assisted stamp method which is obtained by etching the growth substrate and 
releasing and transferring the graphene, supported by PMMA stamp, onto the Si target 
substrate. This method can takes up to several hours and often results in wrinkled graphene 
and is not compatible with wafer-scale Si processing. Several transfer methods such as wet 
lift-off transfer, and electrochemical delamination that are convenient for small samples, 
are not scalable to full wafer sizes, which are required for practical large scale integration 
with silicon. To address the integration challenge, a reliable method for 
bonding/transferring graphene onto Si substrate must be developed. While the wafer-scale 
growth of graphene has been investigated extensively in the past few years, only a few 
efficient transfer mechanisms are suggested for integration of graphene with Si substrate 
that are semi-compatible with Si processing. Some of them are reviewed in the following 
paragraphs.   
To address the bonding and transfer question from SiC wafers and inspired by 
silicon-on-insulator technology, Dong et. al.26 reported bonding a silicon substrate to the 
graphene grown on SiC wafers. Using the mature SOI technology, hydrogen ions were 
implanted into Si substrate. In the next step both substrates were coated with thin Al2O3 
films as the bonding interface. Upon heating the bonded interface to 400 ºC, the silicon 
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wafer split at the ion implantation depth (smart cut). The results shown on 3 mm substrates 
suffer from low yield and restricted by the high cost and limited size of SiC wafers.  
In a different approach, Kim et. al.22 reported a layer-resolved graphene transfer 
from SiC wafers via engineered strain layers. In their method, they deposited a thin layer 
of Ni film followed by a thermal release tape on graphene grown on the SiC wafer. The 
binding energy between Ni-graphene (γNi-G = 140 meV) is higher than the binding energy 
between graphene-SiC wafer (γG-SiC = 106 meV). The exfoliation of graphene from SiC 
wafer was induced by the accumulated internal strain of Ni film that was strongly bound 
to graphene. The exfoliated graphene was then transferred to a Si/SiO2 wafer for device 
fabrication. This method showed on 100 mm wafers, allows the fast transfer of graphene 
and multiple use of SiC wafer for the subsequent graphene growth. However due to the 
multilayer nature of graphene grown on SiC wafer, multiple rounds of exfoliating were 
required for obtaining a single layer graphene.     
Different approaches have been used to address the transfer and bonding issues of 
the graphene obtained by CVD method to Si platform. Wang et. al.17 and Gao et. al.27 
reported direct electrochemical delamination of CVD graphene grown on Cu and Pt foils 
onto the flexible polyimide and Si substrates. In their method, the transfer substrate 
(polyimide) or PMMA is spin coated on the graphene grown on metal foil substrate. The 
delamination process takes place in aqueous Na2SO4 solution, Cu (Pt)/graphene/polyimide 
(PMMA) is used as the cathode and a Pt mesh as the anode electrode. By applying a direct 
bias across the cell electrodes, the water in the electrolyte solution undergoes electrolysis 
process to form hydrogen bubbles. The hydrogen helps to separate graphene from the foil 
substrate. This fast-paced transfer method preserves the surface topology of graphene and 
does not result in wrinkles and ripples that are inevitable in PMMA-assisted stamp method, 
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however is not compatible with Si processing due to the flexible nature of the growth 
substrate. 
In a somewhat different approach based on fracture mechanics, Yoon et. al.28 used 
a dry transfer process based on direct mechanical delamination to transfer CVD graphene 
grown on Cu coated Si substrate to a flexible substrate. In their etch-free approach, the 
growth substrate of graphene is bonded to a second silicon substrate through a thin epoxy 
layer. Using double cantilever beams, an adhesion energy of 0.72 Jm-2 was reported for 
graphene and Cu film. Using a similar approach and by controlling the separation rate of 
the double cantilever beam, Na et. al.29 transferred graphene grown on the copper foil onto 
a Si substrate. The adhesion energy reported between graphene and Cu foil is 6 Jm-2 and 
graphene and epoxy is 3.4 Jm-2. This technique offers several advantages including a 
contamination-free graphene surface and a low-temperature processing that is compatible 
with silicon technology. We used this technique to transfer CVD graphene from Cu thin 
films to Si substrate.        
 
1.2. OUTLINE 
The dissertation is organized as follows. Chapter 2 is focused on CVD growth of 
graphene on 100-300 mm substrate and the large-scale material characterization. The 
transfer process of the graphene to a 100 mm Si substrate for device fabrication is explained 
in Chapter 2. In chapter 3, the steps taken for the fabrication and characterization of back-
gated graphene field-effect transistors (GFET) are explained. The device yield and 
electrical transport properties of the FETs at room and low temperature from a statistical 
point of view is discussed as well. In Chapter 4, a new bonding technique based on 
mechanical delamination of graphene onto the target substrate will be introduced and the 
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film properties is compared to graphene transferred using PMMA-assisted method. In 
Chapter 5, CVD growth process of MoS2 on SiO2 and Si3N4 substrates and the statistical 
electronic properties of monolayer MoS2 using a FET platform will be discussed. A new 
passivation technique for improving the electrical performance of FETs on monolayer 
MoS2 will be discussed. Finally in chapter 6, the conclusion is summarized and future steps 




Chapter 2  
Wafer-scale Polycrystalline CVD Graphene1 
  
2.1. ROLE OF KINETIC FACTORS IN GROWTH OF CVD GRAPHENE    
The kinetic of the CVD growth process of graphene on Cu catalyst surface is 
depicted in Figure 2.1. The precursor molecules first reach the surface of the catalyst film 
and get absorbed on the surface. In the next step, they decompose to form active carbon 
species and diffuse on the surface of the catalyst or into the catalyst, close to the surface. 
Finally the hydrogen atoms form H2 gas and leave the surface while the diffused carbon 
atoms form the graphene on the surface of the catalyst film.30  
The CVD growth of graphene starts by preparing the substrate. The growth 
substrates consist of ~ 500-900 nm copper film, deposited using electron-beam (e-beam) 
evaporation method at a vacuum level of 4E-6 Torr, on commercially-available 300 nm 
thermally-grown SiO2 on Si wafer. The CVD graphene synthesis procedure was carried 
out in an AIXTRON BM300T® CVD system with cold-walls chamber and a substrate and 
a shower-head heater setup for a uniform heat-distribution on the 100 mm growth substrate. 
Here we use a low-pressure CVD (LPCVD) process (0.1-1 Torr) to grow graphene.  
The graphene growth on a metal catalyst is controlled by factors including the 
carbon solubility limit in the metal catalyst, its crystal structure, lattice parameter and 
thermodynamic parameter such as the temperature and pressure of the system. The 
chamber is pumped down to 0.01 mBar (~0.8 mTorr). The hydrogen gas is then introduced 
                                                 
1 This chapter is based on reference 32. S.R. did the graphene growth and measurements, L.T helped with 
the graphene growth, F.C. and S.P helped with low-T measurements, A.J., S. B, N. R., and K. T. provided 
the Raman data on 300 mm substrates and D. A supervised the work.  
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into the system (total pressure: 25 mBar) and the system is heated up to the final 
annealing/growth temperature (T ~ 900 ºC). At 900 ºC, the Cu films are annealed first in 
hydrogen-saturated ambient (flow rate: 1000 sccm), for 5 minutes to initiate the Cu grain 
growth and remove the residual copper oxide.20 Subsequently Pure methane gas is 
introduced into the chamber (flow rate: 15 sccm) for 6 minutes to initiate the graphene 
growth process. After that, the system is the cooled down to room temperature in hydrogen 
ambient.  
The hydrogen-saturated annealing step is performed on the uniformly heated 
substrate, to promote the growth of hexagonal-phase Cu(111) structures (~> 10 µm) and is 
followed by the growth step with pure CH4 and without H2, which subsequently leads to 
the formation of scalable monolayer graphene with negligible defect density.  
 
 
Figure 2.1: Illustration of CVD mechanism showing the steps that must be taken for 




Figure 2.2: Process steps for growing graphene and their corresponding time scales. At ~ 
600 ºC, the infrared thermometer turn on and starts recording the chamber 
temperature at the center of the loading platform. From that point the 
complete growth process takes only 24 minutes. The lower growth 
temperature shown here is achieved in a 300 mm CVD chamber with multiple 
heaters for keeping a uniform heat distribution across the chamber.   
 
 
2.2. CHARACTERIZATION AFTER GROWTH 
2.2.1 Copper surface morphology  
The atomic force microscopy (AFM) images shown in Figure 2.3 reveals that the 
e-beam evaporated copper film has polycrystalline texture with Cu grain size ~ 50 nm and 
a typical root mean square (rms) roughness  < 5 nm. However, the annealing step in 
hydrogen-saturated ambient at 900 ºC increases both the grain size to > 10 µm and the 
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roughness of the Cu film to ~ 30 nm. The polycrystalline structure of Cu film is copied by 




Figure 2.3: AFM images of the surface of the Cu film after deposition (a) and after 
annealing (b-d) reveals the grain size and roughness of the film increases after 
annealing. The scan area is 10, 20 and 30 µm for b, c and d respectively.   
 
2.2.2. Copper crystalline structure 
The X-ray diffraction (XRD) data reveals that the e-beam evaporated copper film 
has a polycrystalline nature with no dominant crystal orientation (Figure 2.4). After the 
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annealing step in hydrogen-saturated ambient, the Cu grains grow to a typical size > 10 µm 
and form a polycrystalline film with a dominant Cu (111) orientation. The hexagonal phase 
of Cu (111) structures with a lattice constant of 2.56 ºA close to that of graphene (2.64 ºA) 




Figure 2.4: XRD data shows the growth of Cu (111) orientation is promoted after 





Figure 2.5: STM image shows the characteristic hexagonal networks of carbon atoms 
grown on Cu film substrate.   
 
2.2.3. Graphene microscopy 
To investigate the structural property of the grown film, we used scanning tunneling 
microscopy (STM) imaging. The STM image shown in Figure 2.5, reveals the 
characteristic hexagonal and honeycomb network of carbon atoms with a lattice constant 
of 2.64 ºA. It confirms that monolayer graphene is grown using the CVD process that was 
developed for this study. The absence of no moiré pattern, an interference pattern that 
appears when two or more grids are overlaid slightly askew, is another indication of 




2.3. SCALABLE GROWTH OF GRAPHENE ON 100-300 MM WAFERS  
The CVD graphene growth, demonstrated on 100 mm at 900 °C in BM300T® CVD 
system, has been adopted by our collaborators in AIXTRON on 150 mm and 300 mm 
substrates at lower temperature range of 750-800 °C (Figure 2.2). The images of the 
substrates used for this study are shown in Figure 2.6. The reduction in the growth 
temperature has been achieved by employing multiple heaters on the substrate platform 
and as a result a more uniform heating of the gas flux in the vertical and lateral directions. 
The homogeneous heat distribution in the growth chamber is critical in order to produce 
graphene with low defect density and uniform quality across the 300 mm wafer. The 
homogeneous heat distribution in the chamber is monitored by three thermocouples located 
at radius 49 mm (A), 125 mm (B) and 135 mm (C) from the center of the substrate. These 
locations correspond to the distinct substrate heating zones. The readings of these sensors 
at the end of annealing and growth steps are listed in Table 2.1. The difference between the 
temperature of the annealing and growth is due to the difference in the thermal capacity of 
gasses used during these steps.  
 
 
Figure 2.6: Images of the 100 to 300 mm substrates used for growing graphene for this 
study.   
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Table 2.1 Temperature readings of sensors located at three different regions of the 
substrate, the radius is measured from the center of the Si substrate. 
Radius (mm) Annealing Temperature (°C) Growth Temperature (°C) 
A: 49 771.5 763.5 
B: 125 763.2 754.8 
C: 135 765.3 755.3 
 
2.4. RAMAN METROLOGY 
To study the uniformity of the grown film on 150 and 300 mm substrates, Raman 
spectroscopy mapping was employed. Figure 2.7 shows the Raman spectroscopy mapping 
data of graphene grown on 150 mm Cu substrates (map area: 500 µm × 500 µm), collected 
using a 442 nm laser (Renishaw inVia) with a focal point size of 2 µm and a step size of 5 
µm and an objective lens of 100X.  
The mapping results, collected from five different locations of the 150 mm substrate 
(500 µm × 500 µm mapping area), shows an average value of ~ 2.62 for 2D:G intensity 
ratio (I2D/IG) with standard deviation of 0.19. Mapping of D:G intensity ratio (ID/IG) on the 
same locations, shows an average value of 0.06 with deviation of 0.008, indicating the good 
structural quality of the synthesized graphene on 150 mm substrates. Based on the statistical 
analysis of the Raman mapping data, monolayer graphene was achieved on 150 mm 







Figure 2.7: Large-area Raman mapping of graphene on 150 mm Cu substrates reveals  > 
95% monolayer continuity and average value of ~ 2.62 for I2D/IG and average 
value of ~  0.06 for ID/IG. The average value and the standard deviation of 
I2D/IG and ID/IG for each Raman map are presented. The view of the 150 mm 
wafer, used for this study, is shown at the top center of the image. The scale 
bar represents 200 µm.  
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Similarly, Raman mapping was performed on a 300 mm substrate after growth 
using a 457 nm laser with focal point size of 0.9 µm, under ambient condition. The map 
data confirmed uniform monolayer graphene with a negligible defect peak, and average 
values of 0.2 and 3.4 for ID/IG and I2D/IG on an area of 150 µm ×150 µm at the center of a 
300 mm substrate (Figure 2.8(a) and (b)). The view of the 300 mm substrate used for this 
study and the results of the Raman spot scans as a function of distance from the center of 
the wafer, are shown in Figure 2.8(c) and (d). An average value of 2.6 is achieved for I2D/IG 
spot scans along the radial direction comparable to the average I2D/IG on 150 mm substrate, 







Figure 2.8: (a) ID/IG and (b) I2D/IG Raman mapping at the center of a 300 mm growth    
substrate shows high quality of graphene with a negligible defect peak, the 
insets are the histogram distributions of ID/IG and I2D/IG, with average values 
of 0.2 and 3.4 respectively. Scale bars displays are 50 µm. (c) View of the 300 
mm substrate used for this study, arrow shows the direction of the Raman spot 
scans. (d) I2D/IG of Raman spot scans performed along the radial direction of 







Table 2.2 Comparison of I2D/IG and ID/IG between different reported wafer-scale 
graphene synthesis methods.  
Substrate size (mm) I2D/IG ID/IG Reference 
Cu film/ 100-300  2.6-3.3 0.03-0.22 Rahimi, 2014 32 
Ge(110)†/ 100 3.5 0.03 Lee, 2014 9 
SiC†/ 100 1.6-1.9 0‡ Kim, 2013 22 
Cu film/ 100 3 0.2 Tao, 2012 31 
Cu film/ 150  4.5 0.3 Heo, 2011 13 
Ni/Cu films/ 75 3.5 0.25 Lee, 2010 8 
† Single-crystalline substrates. 
 ‡ Graphene structures always contain a finite defect peak.33 No defect peak was reported, 
   as such this reported value is likely to be incorrect. 
 
 
2.5. DIMENSION OF THE GRAPHENE GRAINS 
Table 2.2 summarizes the results of Raman spectroscopy scanning obtained here 
and compares it to other extracted and reported values of I2D/IG and ID/IG from wafer-scale 
CVD and epitaxially-grown mono- and polycrystalline graphene. Using equation 2.1, 
where La is the graphene grain size, and λl is the wavelength of the laser used for Raman 
spectroscopy, we also compare the graphene domain size obtained for different wafer-scale 
reports and compare them to the grain size obtained here,34  
 









Table 2.3 Comparison of graphene domain size between different reported wafer-scale 
graphene synthesis methods.  
Substrate size (mm) La (nm) Reference 
Cu film/ 100-300  40-350 Rahimi, 2014 32 
Ge(110)†/ 100 550-640 Lee, 2014 9 
SiC†/ 100 --- Kim, 2013 22 
Cu film/ 100 45 Tao, 2012 31 
Cu film/ 150  ~65 Heo, 2011 13 
Ni/Cu films/ 75 ~80 Lee, 2010 8 
                      † Single-crystalline substrates. 
 
The comparison shows the saturated hydrogen annealing and methane-only precursor for 
the growth step in this study leads to the largest graphene grain size and the largest value 
of I2D/IG while ID/IG does not exhibit a significant increase with scale-up in the growth 
wafer substrate. 
2.6. GRAPHENE TRANSFER TO DEVICE SUBSTRATES  
For the wafer-scale device fabrication, the graphene grown on 100 mm Cu film 
substrate was transferred to a 90 nm SiO2 substrate by selective etching of the growth 
substrate.  
The wet transfer process starts by coating the graphene on Cu film with a 200 nm 
thick PMMA film (Mw = 495,000 from Sigma-Aldrich) as the support layer. The PMMA 
was spin coated on the growth substrate with a spin rate of 2000 rpm and a ramp rate of 
1000 rpm for 60 seconds. The edges of the substrate was then wiped off thoroughly with 
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acetone to clear off any PMMA trace that might have been left from the spin coating 
process. The PMMA coated substrate is then left inside a vacuum desiccator (~30 mbar) at 
room temperature for at least 8 hours. This long wait time helps the PMMA solvent to 
evaporate and leave a solid support film left on the graphene. In the next step, the PMMA-
coated graphene is released by selective etching of the Cu substrate film using an 
ammonium persulfate ((NH4)2S2O8) (40 ml) mixed by Buffer Oxide Etch (BOE) 1:6 (1 ml) 
aqueous solution at room temperature. After the etching process is complete (~ 4 hours) 
the released PMMA-coated graphene is scooped out of the etching solution using the 
original growth substrate and is transferred to a beaker with clean DI water and left there 
for 30 minutes. After that, the graphene and PMMA support layer are then transferred to a 
90 nm SiO2 substrate and left in the vacuum desiccator for ~8 hours. This results in the 
interlayer water between graphene and substrate to evaporate and brings the graphene in 
contact with the SiO2 substrate. In the last step, PMMA is baked at 180 ºC for 3-5 minutes 
and the substrate is immersed in DI water for ~8 hours to remove the PMMA. The graphene 
is then rinsed with IPA and left in the vacuum desiccator to dry up for the fabrication 






Figure 2.9: Illustration of the PMMA-assisted wet transfer of graphene, (a) Cu substrate 
etching, (b) graphene/PMMA stack being transferred to DI water, (c) 
Graphene is moved to its final substrate (90 nm SiO2), PMMA is baked and 
subsequently removed in acetone.  
 
 
2.7. GRAPHENE POST-TRANSFER CHARACTERIZATIONS  
Several different characterization techniques were utilized for probing the material 
properties of graphene after the transfer process.  
2.7.1 Number of grown layers  
The cross-sectional images of the film after the transfer (Figure 2.10), taken by 
transmission electron microscope (TEM) reveals that, the transferred graphene is 





Figure 2.10: X-TEM image of the graphene after transfer to 90 nm SiO2 shows the 
monolayer film has a good structural quality.  
 
2.7.2 Surface roughness  
After transferring the graphene to SiO2 substrate, AFM imaging is used to quantify 
the surface roughness. CVD Graphene transferred by PMMA-assisted method is known to 
be rougher compared to the exfoliated graphene samples. The roughness mainly caused by 
the PMMA residue left on the graphene. The results of surface roughness measurements of 
graphene after removing the PMMA support layer is shown in Figure 2.11. The average 
rms roughness, normally more than 1 nm, could reach 4-6 nm for an area of 10 × 10 µm. 
The PMMA assisted transfer method is used in chapter 3 for transferring graphene from a 
100 mm Cu film substrate to the same-size 90 nm SiO2 substrate. This transfer method is 
not compatible with batch Si-CMOS processing. Therefore, in chapter 4, a new transfer 
method, compatible with batch Si processing, for graphene will be described, in which 





Figure 2.11: AFM image of the graphene after transfer to 90 nm SiO2. 
 
2.7.3. Post-transfer Raman statistics on 100 mm wafer  
The wafer-scale graphene preserves its high quality after transfer from 100 mm 
growth substrate to the same wafer size. The Raman spot scans were collected from 
Graphene after the transfer to Si/SiO2 substrate due to larger Raman scattering intensity on 
Cu substrate and lower spectral background on Si/SiO2. Figure 2.12(a) shows the Raman 
spot scans, taken from five different locations on the 100 mm Si/SiO2 substrate after the 
transfer with negligible defect peak and good quality across the 100 mm wafer. For 
instance, average value of I2D/IG after the transfer, presented in Figure 2.12(b), shows a 
narrow distribution within 2.5-3 with negligible defect ratio, comparable to the values 





Figure 2.12: (a) Representative of Raman spot scans from five different locations of 
graphene transferred onto a 100 mm wafer, (b) Statistical distribution of I2D/IG 
on these locations gives an average value of 2.8.  
 
2.8. SUMMARY 
In summary, we have demonstrated the state-of-the-art on scalable CVD 
polycrystalline graphene synthesis. Different materials characterization techniques that 
used for probing the graphene properties, synthesized on 100 to 300 mm Si substrates, 
shows the grown film has superior properties compared to the previously reported 
polycrystalline graphene. The large-area Raman mapping method confirms the uniform 









Chapter 3 :  Graphene Field-Effect Transistors 2 
 
3.1. INTRODUCTION 
In the previous chapter, the material properties of the CVD graphene grown on Cu 
film was studied through a variety of methods, such as AFM, SEM, TEM and mapping 
through Raman spectroscopy. In this chapter, the electrical properties of the CVD graphene 
is studied using the field-effect transistor (FET) platforms fabricated on the transferred 
graphene.  
 
3.2. BACK-GATED GFETS  
Two transistor structures have been mainly used and reported in the literature for 
studying the electrical properties of graphene; top-gated and back-gated structures. In the 
back-gated structure, the heavily p-doped Si wafers (Orientation: 100, Resistivity: 0.001-
0.01 Ohm.cm, thickness: 525 µm) capped with 90 nm thermally-grown SiO2, used as the 
target substrate for transferring graphene, are used as the gate stack. In contrast, in the top-
gated structure, the gate dielectric and contact metal are deposited using a physical 
evaporation methods on graphene. For this study, a standard UV photolithography method 
was employed for fabricating about 26,000 back-gated GFETs. 
To fabricate the back-gated GFETs, three layers of lithography are required.  These 
three layers include patterning the alignment marks, the active device channel and 
source/drain contacts. In the case of chip-scale GFET characterization, all three lithography 
steps have been performed using PMMA as the resist material and e-beam lithography, 
                                                 
2 This chapter is based on references 65. S.R. did the graphene growth and measurements. S. R. N. did the 
delamination tests. L. T. helped with the graphene growth. K. M. L. and D. A. supervised the work.     
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which has a low throughput, but results in smaller contamination of the graphene and 
therefore smaller contact resistance, larger mobility and a better device performance. It has 
been reported that employing photolithography using ultraviolet light sensitive polymer 
films (photoresist) results in more contamination of the graphene and therefore a lower 
device performance.35 Nevertheless, the photolithography method is the process that is 
being used for Si processing technology and therefor it has to be used as the lithography 
method for the final purpose of integrating graphene with Si CMOS. For that reason, the 
back-gated GFETs for this study are fabricated using the photolithography process here.   
 
3.2.1 Fabrication Process 
The 100 mm Si substrate are thoroughly cleaned by Piranha solution for 10 minutes 
and rinsed with DI water afterwards. Using a dry oxidation process at 1000 ºC, 90 nm SiO2 
is thermally grown on the Si substrate.  
In the first step of the device fabrication process, the alignment marks (AM) are 
patterned on the substrate. To pattern the AM, lift-off resist (LOR) is used to facilitate the 
lift-off process. LOR 3B is spin-coated on the substrate (3000 rpm for 45 seconds) and is 
baked on the hot plate at 170 ºC for 5 minutes. The thickness of the LOR that depends on 
the spin speed and the baking temperature is measured to be ~ 450 nm after baking. Then 
positive photoresist (PR) S1805 is spin-coated on the substrate (4000 rpm for 60 seconds) 
and is baked on the hot plate at 120 ºC for 2 minutes. The final thickness of the stack after 
baking is ~ 1 µm. Using the EVG aligner (λ = 405 nm, P = 36.5 mW/cm2 and λ = 365 nm, 
P = 19.5 mW/cm2, exposure time = 0.6 seconds) and the first layer quartz mask, AM are 
patterned on the substrate. The PR is then developed in MIF 300 developer solution for 2-
2.5 minutes and rinsed with DI water thoroughly to remove any developer trace. The 
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development time depends on the pattern and must be optimized accordingly. The substrate 
is then loaded into e-beam deposition tool (CHA1) for metal deposition Ti/Pd (1.8 nm/48 
nm) at a base pressure of 4E-6 Torr. The lift-off process is then performed in Remover PG 
solution (40 ºC) for 5 minutes, followed by Acetone/IPA rinse, each for 2 minutes. 
Once the substrate is patterned with AM, CVD graphene is transferred onto it using 
the PMMA-assisted method, described in chapter 2. Microscope images of the graphene 
after transferring to the fabrication substrate is shown in Figure 3.1. After removing the 
PMMA support layer from graphene, the substrate is coated with S1805 resist and baked 
using the above-mentioned process. Using the EVG aligner and the second layer quartz 
masks (active area), the photoresist is exposed for 0.8 seconds. The resist development is 
performed in MF-319 or MIF-726 for 75-90 seconds, followed by a DI water rinse and N2 
blow dry. Using Plasmatherm II graphene is etched from the exposed area (50 W for 55 
seconds).  
In the third layer, source and drain (S/D) contacts are patterned and deposited. 
Without removing the resist from the second layer, LOR 3B and S1805 resist are spin 
coated and baked using the steps given for AM patterning. Using the EVG aligner and the 
third layer mask, S/D are patterned (exposure time: 0.6 seconds, development time: 2-2.5 
minutes in MIF-300) and the metal contacts, Ti/Pd (1.8 nm/48 nm) are deposited in CHA1. 
A lower base chamber pressure at this stage would results in better quality of the contacts. 
After metal deposition, the substrate is immersed into Remover PG solution (40 ºC) for 5 
minutes. Agitating the Pyrex container slowly helps the lift-off process be done faster. The 





Figure 3.1: (a) 100 mm substrate after device fabrication, (b, c) Optical microscope 
images of four-probe devices under 10X and 100X magnification.    
 
A variety of two and four-probe back-gated GFETs with varying length and width 
(3, 6 and 9 µm) were fabricated to investigate the electrical characteristics of the graphene 
channels. An image of the substrate after completing the fabrication process and optical 
images of a fabricated four-probe device (W=3 µm, L=9 µm) with non-intrusive contact 
pads is shown in Figure 3.1.  
 
3.3 ELECTRICAL PERFORMANCE 
The two- and four-contact GFETs were characterized through DC electrical 
measurements using a Cascade prober and semiconductor parameter analyzer B1500 at 
room ambient. In order to statistically characterize the graphene grown on 100 mm 
substrate, 550 GFETs were randomly chosen from five different sections of the substrate 
and measured through DC characterization method.   
31 
 
3.3.1. Low and high-field DC performance 
The low-field DC electrical measurements are done by sweeping the back gate bias 
in [-30, 30] V range while a constant voltage being applied between the source and drain 
(100 mV) and the drain current is recorded. Figure 3.3(a) and (b) present the channel 
resistance and drain current (Id) of three representative GFETs, with varying width (3, 6 
and 9 µm) and uniform length (3 µm), as a function of applied gate voltage at room ambient. 
The asymmetry between the hole and electron transport, observed mainly for two-probe 
GFETs at 78-300 K range, most likely originates from pinning of the charge density below 





Figure 3.2: (a) Channel resistance vs. gate voltage for three representative two-probe 
devices, (D1: (W = 3 µm, L = 3 µm), D2: (W = 6 µm, L = 3 µm) and D3: (W 
= 9 µm, L = 3 µm)) at room ambient and Vd = 100 mV, mobilities are in the 
2000-2500 cm2/Vs range. (b) Drain current of the same devices vs. back gate 





Figure 3.3: Id-Vd characteristics of a high-mobility device, (W = 6 µm, L = 3 µm), µ = 
10600 cm2/Vs and VDirac = 0 V, at different back gate voltage showing the 
intrinsic soft saturation of graphene. 
 
Figure 3.3 presents Id versus drain voltage (Vd) characteristics of a two-probe GFET 
(W = 6 µm, L = 3 µm) at different Vg. The soft saturation region, which reflects the 
ambipolar nature of graphene, was previously reported for exfoliated flakes mainly with 
top-gated structures.39-41 
This effect has been observed and reported on the high-mobility inductively heated 
synthesized CVD graphene on 300 nm SiO2 back-gate dielectric.
42 The current saturation 
effect is shown to be pronounced in high-mobility GFETs with low contact resistance.43 
The observation of this effect along with the kink effect in our wafer-scale GFETs indicates 





Figure 3.4: Temperature-dependence of (a), (d) hole mobility (µh) and (c),(f) electron 
mobility (µe) of two representative four-probe GFETs (W = 3 µm, L = 6 µm) 
from 78-300 K, (b), (e) Transport curves of these two GFETs from 78-300 K.  
 
3.3.2. Temperature-dependent transport    
The temperature-dependent mobility of electrons and holes of a representative 
GFET (W = 3 µm, L = 9 µm) at 78-300 K, is presented in Figures 3.4(a)-(c). The observed 
mobility increases by ~ 20% when temperature is reduced to 78 K suggesting that electron-
phonon scattering is a significant scattering mechanism. A second device with lower room-
temperature mobility and higher residual carrier density showed weaker dependence (~ 
5%) on temperature for the same range (Figure 3.4(d)-(f)). This suppressed temperature-
dependence behavior suggests that the dominant scattering mechanism is likely to be 
charged impurities.44,45 We observed a more symmetric V-shape transport characteristics 
from the four-probe GFETs after high vacuum (10-6 Torr) pumping for several hours 
(Figure 3.4(e)) resulting  in the desorption of moisture and volatile adsorbates.46         
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3.3.3. Analogue electrical response  
Given the high average carrier mobility and demonstrated current saturation at 
room ambient, the wafer-scale high-performance GFETs are suitable for analog 
applications such as amplifiers and non-linear high-frequency devices.47-49 A triple-mode 
single-transistor amplifier is demonstrated based on the wafer-scale back-gated GFETs. 
Examples of a frequency doubler and non-inverting and inverting common-source 
amplifiers are presented in Figures 3.5 along with a schematic of the circuit in Figure 3.6. 
The supply voltage, VDD was set to 500 mV for low-power operation with load impedance 
of 1 MΩ. Vg is the combination of a fixed DC voltage and a small sinusoidal AC signal 
provided by a function generator. The input frequency which is limited by the measurement 
setup was 12 kHz. The gate bias of the GFET was adjusted to be in the hole or electron 
branch or ambipolar point for non-inverting or inverting common-source amplifiers or 
frequency amplification respectively (Figure 3.5(a)). Here a 6.5X voltage gain for hole 
branch (Figure 3.5(b)), with the expected non-inverting amplifier response, and a 3X gain 
for electron branch (Figure 3.5(d)), between the output (at the drain) and input (at the gate), 
is demonstrated. The mismatch in the gain of electron and hole branch is possibly due to 
the asymmetry of the transport characteristics of the device at room ambient. Once the 
device was biased at the minimum conduction point, the input signal sees a positive gain 
in its positive phase and a negative gain in its negative phase, resulting in frequency 
doubling. Figure 3.5(c) demonstrates the frequency doubling with an input signal of 12 kHz 





Figure 3.5: (a) Schematic of Id-Vg curve showing the corresponding applied gate bias for 
(b) non-inverting amplification, (c) frequency doubler and (d) inverting 
amplification. The pink curve represents the input signal.  
 




 3.4. ELECTRICAL PERFORMANCE STATISTICS 
3.4.1. Device yield 
The DC Electrical performance was measured at room temperature. Due to the long 
time required for performing the field-effect modulation by sweeping the back gate bias in 
[-30, 30] V range on every fabricated GFET, a statistical study was carried out on 550 
randomly chosen GFET across the wafer. A device yield of 74% is achieved comparable 
to the 70-80% yield of early (1960s) silicon wafer-scale device development.50  
The margin of error on the device yield, which is an important factor when the 
number of measured samples is smaller than the total population of interest, and is known 
as the confidence interval (c), can be calculated using equation 3.1: 51  
 
                                                         c2 =
Z2p(1−p)
ss
                                                    (3.1) 
where ss is the measured sample size, p is the percentage of picking a choice and Z is 1.96 
for 95% confidence level. When the sample size is smaller than the total population, ss is 
adjusted by equation 3.2:  





                                                      (3.2) 
where ss’ and pop are the new sample size to be used in equation 3.1 and the total 
population of interest respectively. In our calculations, p, ss’ and pop are 0.74, 538 and 
26000 respectively. Using equation 3.2, ‘c’ can be calculated to be 0.037 or 3.7%. The low 
value of confidence interval indicates that if all devices had been tested, the device yield 
would be in the range of (74 ± 3.7)% with 95% probability. The device yield is 20% higher 
yield than reported prior work.13   
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3.4.2. Device Performance Metrics 
The distribution of the field-effect mobility, Dirac voltage (VDirac), contact 
resistance (Rcontact) and sheet resistance (Rsheet) under ambient condition, in the form of 
cumulative probability plots, are presented in Figure 3.7(a)-(d). The average value of the 
field-effect mobility, which is extracted using a widely-accepted diffusive transport 
model,52 is observed to be 2113 cm2/Vs and most notably the mobility of 5% of GFETs is 
above 10,000 cm2/Vs, 5X higher than prior result over the same range.13 These values of 
mobility are comparable to the mobility values extracted from high-quality small-scale 
polycrystalline CVD graphene samples,53,54 and epitaxially-grown graphene on wafer-
scale single crystalline substrate.9,22  The high values of mobility at room temperature here 
is comparable to the best Si-MOSFETs mobility reported at low-temperature. In addition, 
as we discussed before the graphene mobility is relatively temperature-independent, 
making room temperature 2D graphene mobility to be among the highest in field-effect 
transistor devices. The high percentage of devices with µ > 10,000 cm2/Vs achieved here 
is a further evidence of the previous reports that high carrier mobility mainly correlates 
with graphene domain structures generated during the synthesis process and impurity 





Figure 3.7: Cumulative plots of (a) field-effect mobility (mean: 2113 cm2/Vs), (b) VDirac 
(mean: 6.2 V), (c) Rcontact (mean: 2116 Ω.µm) and (d) Rsheet (mean: 2600 Ω/sq). 
The device arrays have dimensions in the micrometer range and all 





The statistical 5-95% mobility and Rcontact distribution at five different locations of 100 mm 
wafer is presented in Figure 3.8(a) and (b). The comparison between Figure 3.8(a) and (b) 
suggests that regions with lower average Rcontact show higher average mobility values. 
Considering the Raman spot scans, after the transfer (Figure 2.11), the variation of mobility 
and Rcontact distribution at different locations on the wafer after fabrication process, is 
believed to be mainly due to the resist residue rather than initial differences in the quality 
of grapheme.59 The high value of average mobility, achieved here, is a promising indicator 
that the likely success of ongoing integration research in addressing the sources of electrical 
variability, coming from the residue of the transfer and fabrication process, will result in 
uniformly high-performance graphene devices at wafer-scale. It is also worth noting here 
that the dimensions of the largest channels (3 µm × 9 µm) are smaller than the average 
domain size of the synthesized film (≥ 10 µm) obtained by our growth process. We expect 
that, with similar likelihood, the transistor channels traverse graphene domain boundaries 






Figure 3.8: 5–95% distributions of (a) mobility and (b) Rcontact at five locations on 100 
mm wafer. The variation is mostly due to non-uniform transfer process and 
resist residue.  
 
The Dirac voltage, presented in Figure 3.7(b), is narrowly distributed around 0 ± 10 V and 
shows an average value of 6.2 V. The positive and negative shifts of VDirac around 0 V is 
indicative of the slight p and n-doped channels which is believed to be caused by the net 
effect of moisture adsorption and photoresist impurities from the fabrication process, 35,37,38 
and the doping from SiO2 substrate.
60 The contact resistance, obtained by fitting the 
channel resistance versus the gate voltage, has an average value of 2116 Ω.µm, comparable 
to the reported Pd-based graphene-metal contacts fabricated by electron-beam (e-beam) 
lithography,61-63 suggesting that the performance of the graphene/metal contact does not 
change drastically when the low-throughput e-beam lithography method is replaced by the 
CMOS-compatible UV photolithography at wafer-scale. The sheet resistance, measured at 
floating back-gate potential,  has an average value of 2600 Ω/sq comparable to 1-2 kΩ/sq 
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reported for the chip-scale CVD graphene devices,64 and ~ 3000 Ω/sq reported for the 
wafer-scale single crystalline graphene.9      
3.5. PERFORMANCE BENCHMARKING  
In Table 3.1 we compare the peak mobility (µmax) at T=300 K and the impurity 
density (n) obtained here with other wafer scale poly- and single crystalline CVD and 
epitaxially-grown graphene reported previously. The impurity density could reside either 
inside the substrate or be created near the graphene-substrate interface during the 
fabrication process. The impurity density listed in Table 3.1 for Kim et al.,22 Lee et al.,9 
and Heo et al.13 are exact reported values and the listed values for Lee et al.,8 and Tao et 
al.31 and are extracted through equation 3.3: 
 
                                      n =̃ Cox|Vg − VDirac|/e,                                               (3.3) 
 




the gate capacitance per area and εox and tox are the gate dielectric and thickness 
respectively.39 The impurity density of measured devices here that falls in the range of (3.4-
29) × 1011 cm-2, is extracted through a diffusive transport model and indicates the relatively 
low concentration of impurities in the synthesized graphene. Using the extracted value for 
impurity density and a simple analytical equation (3.4) the maximum value for linear tail 
mobility of graphene for each report can be derived: 






 ,                                               (3.4) 
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Where µ0= 1 m
2/Vs and n0 = 10
10 cm-2.58 Note that based on equation (3.4), for a specific 
gate dielectric, the low-field mobility depends on charge impurity scattering concentration, 
lower impurity values results in higher carrier mobility, and to improve carrier mobility is 
to improve graphene quality.   The value of µmax here is one of the highest reported values 
for polycrystalline graphene so far and is ~ 40% higher than the best value reported for 
single crystalline graphene. Note that except the data reported in this work, Lee et al.9, Heo 
et al.13 and Lee et al.8 , the rest of the reported values in Table 3.1 are based on a limited 
number of measurements performed on devices fabricated using e-beam lithography. 
 
Table 3.1 Comparison of carrier mobility, ion contamination impurity between the 
current study and previously reported wafer-scale graphene.   
Substrate size (mm) µmax (cm
2/Vs)    n (×1011 cm-2) Reference  
Cu film/ 100-300  15660        3.4 - 29 Rahimi, 2014 32, 65 
Ge(110)†/ 100 10600            3**   Lee, 2014 9 
SiC†/ 100 2700        10 - 100  Kim, 2013 22 
Cu film/ 100 4900           10**  Tao, 2012 31 
Cu film/ 150  23000*         10 - 40  Heo, 2011 13 
Ni/Cu films/ 75 3000           28**  Lee, 2010 8 
† Single-crystalline substrates. 
* Only 3% of measured devices showed µ > 3,000 cm2/Vs.   
 ** Data is based on single device report. 
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3.6. SUMMARY  
In summary, we have demonstrated the statistical electrical performance of CVD 
polycrystalline graphene on 100 mm substrates. The device performance is benchmarked 
against that of previous wafer-scale polycrystalline graphene and reports on CVD single-
crystalline graphene on Hydrogen-terminated germanium substrates and epitaxial-grown 
graphene on SiC substrates. The successful integration of CVD graphene on wafer scale is 
achieved by not only enhancing the performance of individual graphene devices but also 
uniform performance across many devices. Our CMOS-compatible device fabrication 
process achieved the yield of 74% with charge mobility, contact resistance and sheet 
resistance superior to existing reports on the wafer-scale GFETs. The observation of soft 
saturation effect and demonstration of frequency doubler and analog amplifiers based on 
wafer-scale graphene make GFETs suitable for analog and high frequency circuit 
applications.  
In order to preserve the outstanding device performance, passivation methods such 
as the one reported before,66,67 must be developed to reduce the device exposure to the 















The combination of graphene with Si technology is widely considered among the 
greatest prospects for adopting graphene discoveries in research laboratories into practical 
electronic applications. However, the high temperature growth of graphene monolayers is 
not compatible with Si processing. For this reason, the controlled transfer of graphene from 
the growth surface onto the target substrate is crucial for developing graphene 
nanotechnology. The transfer of graphene remains a substantial hurdle and no facile 
process has emerged that can enable automated transfer integration with rigid Si substrates. 
Despite the intensive research that has been conducted in the past few years on 
wafer-scale growth of graphene, there is no general and robust approach for transferring 
large-area graphene onto Si surface. The existing transfer methods, often developed for 
specific applications and not suited for integration with rigid wafer-scale Si, suffer from 
drawbacks such as the long process time and the use of reactive chemicals for etching the 
growth substrate and therefore unwanted contamination and film wrinkling.  
In this chapter, we demonstrate an etch-free, low-temperature and scalable direct 
delamination of graphene from copper films onto Si substrate with significantly minimal 
metal contamination on the transferred films. This process is developed based on fracture 
mechanics concepts and the direct measurements of the interface adhesion energy between 
the CVD graphene, its growth surface and the Si substrate. The copper ion contamination 
on graphene obtained by the direct delamination method is measured by secondary ion 
mass spectroscopy (SIMS) and is compared to two other major transfer techniques.  
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4.2. MECHANICAL DELAMINATION   
As in exfoliation, an intermediate carrier film is required for the future bonding 
technique developed for graphene (epoxy in Figure 4.1). The adhesive interaction between 
the carrier film and CVD graphene depends on the contact and environmental factors and 
can be assumed to be van der Waals in nature. This is supposedly weaker than the 
interaction between the graphene and the seed metal catalyst used for growing graphene.68 
Given that, there are two interfaces that are of great interest for transferring CVD graphene 
to the fabrication substrate; i. copper and SiO2 interface and ii. Graphene and copper 
substrate. In the former option graphene/copper stack are separated from the growth 
substrate and in the latter option graphene is separated from the copper seed layer. In this 
chapter, the results of both cases will be presented and discussed. 
 
4.3. KEY SETUP PARAMETERS  
The mechanical delamination process starts by covering the CVD graphene grown 
on copper film with a 3-30 µm thick carefully chosen epoxy (EP30, MASTERBOND), 
Figure 4.1(a) and (b). Experiments with other bonding agents such as polyimide (PI-2574, 
HD Microsystems) and SU-8 resulted in poor adhesion between graphene and the bonding 
agent. Another reason for choosing the EP30 as the bonding agent is its transparency to 
Raman spectroscopy which as will be discussed later, is important for evaluating 







Figure 4.1: Schematic of dry delamination of CVD graphene from Cu seed film, (a) target 
substrate is coated with epoxy and (b) bonded to the graphene growth 
substrate, (c) aluminum loading fixtures are attached to the top and bottom 
substrates and (d) image of the delamination process.  
 
The epoxy resin and hardener were mixed in a four to one ratio by weight. The air 
bubbles created during the mixing process are removed by placing the mixture in a vacuum 
desiccator for 10 minutes. The epoxy is then applied to surface of a bare Si (100) strip (1×4 
cm2). The graphene substrate and Si strip are then placed in contact with the epoxy-coated 
graphene. The stack is then cured at 100 ºC for 2 hours. Finally two aluminum loading tabs 
are bonded to the top and bottom Si strips (Figure 4.1(c)). By fixing one of the tabs and 
applying a normal force with specified loading rate to the other tab, delamination can occur 
along any of the interfaces present in the stack. The interfaces of interest here are 
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copper/SiO2 (Figure 4.2(i)) and graphene/copper (Figure 4.2(ii)). The separation of 
graphene from copper interface is more challenging than copper/graphene stack from the 
SiO2 due to the mechanical mode mixity caused by the surface roughness of copper seed 
layer. It was discussed in chapter 2 that the rms roughness of as deposited copper seed layer 
is < 5 nm. During the high temperature annealing process, the roughness of the seed copper 
layer increases to >50 nm. The CVD graphene follows the copper surface morphology 
during the growth step and the low-viscosity epoxy follows the surface roughness of 
copper/graphene stack. The separation interface is controlled by tuning the loading rate of 
the top beam and the thickness of the epoxy film. In contrast to the delamination along 
graphene/copper interface, which results in graphene-only transfer to the epoxy, an extra 
step of etching copper after delamination along copper/SiO2 interface is required for getting 
access to the transferred graphene. This step can be done in ammonium persulfate (APS-





Figure 4.2. Schematic of the mechanical delamination scenarios: the interfaces of interests 
are (i) copper/SiO2 and (ii) graphene/copper.  
   
4.4. SURFACE CHARACTERIZATION OF MECHANICALLY-DELAMINATED GRAPHENE 
4.4.1 Arbitrary transfer of graphene  
The surface of the delaminated graphene samples were characterized using 
different methods. Figure 4.3(a) and (b) show the SEM imaging of the copper film and 
epoxy substrates after delamination. The border of graphene delaminated area on the 
copper film is clearly shown in Figure 4.3(a). This suggests that, using mechanical 
exfoliation, arbitrary areas of graphene can be transferred to a secondary substrate. Figure 




Figure 4.3. (a) SEM image of the copper seed layer after delamination shows the regions 
with and without graphene, (b) SEM image of the epoxy surface after the 







Figure 4.4. (a) AFM imaging on the copper/graphene surface reveals an rms roughness of 
~ 60 nm, (b) AFM imaging on the epoxy/graphene surface after the graphene 
exfoliation shows an rms roughness of ~80 nm. Both images are taken on an 
area of 50 µm × 50 µm.   
 
4.4.2. AFM imaging of the epoxy surface 
Since the epoxy copies the copper film surface, the rms roughness of the epoxy 
after the graphene transfer is expected to be the same as the rms roughness of the copper 
film after the graphene growth (Figure 4.4). The high film roughness after transfer can 
potentially cause challenges for device fabrication which will be discussed later. To address 
this challenge, new methods should be developed for restricting the roughness of copper 
after CVD growth of graphene. 
 
4.4.3. Raman Metrology 
To provide further details of the graphene transfer to the epoxy surface after the 
delamination process, the epoxy surface was scanned using Raman spectroscopy method.  
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Using a 488 nm wavelength laser, Raman spot scans were taken from Si/spoxy 
(Figure 4.5(a)) and Si/epoxy/graphene (Figure 4.5(b)) surfaces. The epoxy shows a strong 
background and multiple peaks around and close to the graphene Raman peaks at 1605 cm-
1 and 2870 cm-1.  
Despite this close proximity, the Raman spectroscopy on Si/epoxy/graphene 
transfer clearly shows the 2D and G peaks of graphene. In order to calculate the I2D:IG of 
graphene transferred to the epoxy, the Raman spectrum of graphene on epoxy is 
deconvoluted (Figure 4.5 (c)). For this purpose, the Raman spectrum of the bare epoxy is 
fitted to Gaussian functions. In the next step, these Gaussian functions are subtracted from 
the Raman spectrum of graphene on epoxy. This process leads to the relative intensity ratio 
of 2D and G peaks of 2.7. This value is closed to I2D:IG before transferring the graphene. 
To avoid this strong Raman background, the epoxy can be replaced by another bonding 
agent for the future research. Nevertheless, Raman spectroscopy still can be used as a 
powerful method for detecting the graphene on the epoxy substrate. 
Figure 4.6 shows the results of Raman mapping of G and 2D peaks of graphene on 
the surface of the Si/epoxy/graphene. The laser wavelength used for the mapping is 488 
nm with a focal point size of 1 µm and step size of 2 µm. The intensity of the graphene’s 
G and 2D peaks on the epoxy are provided in arbitrary units in agreement with the Raman 
spot scans. The I2D:IG  is also provided and is in agreement with the data of the Raman spot 
scans. The Raman maps data conforms that large-area graphene is uniformly transferred to 








Figure 4.5. (a) Raman spectra of the bare epoxy and (b) graphene on epoxy. (c) De-




Figure 4.6: Raman mapping data on epoxy/graphene surface shows G and 2D peaks of 
graphene.    
 
4.5. DEVICE FABRICATION STEPS 
Measurements of the electrical sheet resistance is one of the way of characterizing 
the electrical properties of the graphene, mechanically exfoliated on the epoxy. The two 
different types of samples were processed with mechanical delamination in i. 
graphene/copper interface and ii. copper/SiO2 interface. In the latter case, graphene was 
exposed by etching the copper by APS-100. The samples were rinsed with DI water for at 
least five times and dried with a N2 gas gun afterwards.  
In order to measure the sheet resistance, four-probe devices were fabricated on the 
Si/epoxy/graphene substrates using e-beam lithography. For the patterning purposes, 495 
PMMA A4 was utilized (spin rate 2000 rpm for 60 seconds). Due to the low-thermal budget 
of the epoxy, instead of baking the PMMA after spin coating, it was left inside a vacuum 
desiccator overnight for the solvent to evaporate and leave a solid PMMA film (200 nm 
thick). In the next step, E-beam lithography (Jeol-JX60) was used for patterning the 
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alignment marks and source/drain contacts (dose: -5% of 500 C/cm2). The e-beam 
evaporation method was used for deposing Ti/Au (5 nm/50 nm). A thick Ti layer was used 
to improve the adhesion between metal and graphene. The lift-off process was done in an 
acetone solution at 50 ºC. In the second step, 495 PMMA A4 was spin coated on the sample 
and left to dry overnight. Using the same exposure conditions, the channels of four-probe 
structures (3 µm × 9 µm and 5 µm × 15 µm) were isolated.  
To fabricate top-gate two-probe structures, the same steps were used for patterning 
the source/drain contacts and isolating the channels. The top gate was formed by spin 
coating the samples with 495 PMMA A4 and letting it to dry up overnight, followed by e-
beam pattering of the top gate. Using e-beam deposition method, the top gate stack (30 nm 
Al2O3 or 40 nm SiO2 / 5 nm Ti/ 45 nm Au) was then deposited at a base pressure of 2E-6 
torr. The lift-off was then done in Acetone (45 ºC). Using this method, two probe devices 
with varying channel width and length of 2, 3 and 5 µm were fabricated on the graphene 
transferred to the epoxy. Figure 4.7 shows the schematic of the fabrication steps for making 
four-probe and top gate devices.   
Due to the high surface roughness of the graphene, the top-gated devices exhibited 
a huge leakage current through the gate dielectric. To resolve this issue, new methods need 
to be developed for reducing the growth temperature and as a result the surface roughness 




Figure 4.7:   Schematic showing the device fabrication flow on Si/epoxy/graphene substrate 
(i), (ii) shows the delamination along Cu/SiO2 and graphene/Cu interfaces, 
after etching the Cu film on case (i), both type of samples follow the same 
device fabrication steps. Four-probe devices used for sheet resistance 
measurements are fabricated using the same steps and by skipping the last 
step of patterning and depositing the top gate stack.  
One challenge with fabricating devices on the epoxy/graphene surface is the large 
rms roughness of the graphene on epoxy. This surface roughness reduces the adhesion 
between metal and graphene and the fabrication yield especially during the lift-off process. 
The low adhesion between the delaminated graphene and the metal contacts results in 
peeling off the contact pads during lift-off process in the warm acetone. In order to improve 
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the device fabrication yield, future steps must be taken in growing graphene in order to 
increase the copper grain size and reduce its surface roughness.  
 
4.6. SHEET RESISTANCE OF DELAMINATED GRAPHENE    
Using the four probe devices, fabricated on epoxy/graphene stack, the sheet 
resistance of graphene was measured. The results were compared to the sheet resistance 
obtained from the 100 mm wafer transferred through PMMA-assisted technique and 
electrochemical delamination of graphene onto flexible substrates reported elsewhere,17  is 
shown in Figure 4.8.  
The average value of the sheet resistance of the graphene transferred by a wet 
transfer method is ~30% lower than the mechanically delaminated samples. The larger 
variation along the average Rsheet value reveals the low uniformity of the wet transferred 
film.  
On the other hand, the two mechanically delaminated samples show a much smaller 
variation around the average values which suggest more uniform characteristics of the 
transferred films. The reason for higher average sheet resistance values of the mechanical 
transfer is likely the large roughness of the transferred film compared to the PMMA wet 
transfer method. The roughness coming mainly from the polycrystalline structure of the 




                            
Figure 4.8. Sheet resistance distribution of the wafer-scale PMMA-assisted transferred 
graphene and electrochemical delamination on flexible substarte,17 compared 
with transfer through the delamination techniques along graphene/Cu and 
Cu/SiO2 interfaces.  
 
4.7. METAL CONTAMINATION CAUSED BY THE GRAPHENE TRANSFER PROCESS  
The adhesive interaction between the CVD graphene and PMMA or copper film is 
likely to be van der Waals in nature. The strongest of these interaction is supposedly 
between graphene and the growth catalyst seed layer. This strong adhesion could result in 
unwanted contamination and doping of the graphene by the metal catalyst after the transfer 
to the target substrate.69 So far, a large amount of research has been reported on polymer 
residue on graphene after transfer and how it might impact the electrical device 
performance.70 One of the challenges of integrating graphene with Si platform is to make 
sure CVD graphene complies with stringent purity standards of Si industry. However, CVD 
graphene is prone to the metallic contamination during the growth process on metallic 
substrates and the substrate etching in aqueous metal etchants for the transfer to the target 
substrate. Measurements of the metal contamination can shed light on the reasons of the 
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variation of electronic transport properties and device performance.71 It is a well-known 
fact in the case of Si that metallic impurities even at low concentration (1010-1011 cm-2) can 
deteriorate the performance of electronic devices severely.72,73    
Copper contamination on the transferred graphene was evaluated with time-of-
flight secondary ion mass spectroscopy (TOF-SIMS). The TOF-SIMS enables very high 
depth resolution ideal for thin films (and thus 2D materials) and also parts-per-billion (ppb) 
sensitivity. The samples were analyzed with a commercial ION-TOF TOF.SIMS 5 
instrument configured with a 30 keV Bi+ analysis ion beam and 1 keV O2
+ sputtering ion 
beam. The analysis beam was operated in the high current (HC) bunched mode (100 ns 
pulse duration) for high sensitivity. The sputter beam was rastered over 350 µm × 350 µm 
and the analysis beam over 200 µm × 200 µm to eliminate crater-edge effects in the 
collected ions. Positive secondary ions were collected in the analyzer column giving mass 
resolution better than 5000 (m/δm) for all masses. An electron gun was used to compensate 
for any charge accumulation in the sample. The instrument main chamber was pumped 
down to below 10-8 Torr during analysis. 
The Cu+ secondary ions collected represent the Cu impurities on the graphene 
films. By collecting a profile from a reference Cu thin film (e-beam deposited, the same 
film used as the substrate for CVD graphene growth), we obtain a reference intensity of 
Cu+ counts with a known concentration which can then be compared with the transferred 
graphene films which have trace Cu contamination by the external reference standard 
method.74 This method gives the concentration of the analyzed sample (𝑐𝐴) with respect to 










        (4.1) 
    
where 𝐼𝐴 is the intensity of secondary ion signal of the analyzed sample and 𝐼𝑅 is the 
secondary ion signal of the reference sample, and that the signal is from the same ion 
species (Cu+ in this case). Here, we make the assumption that the Cu reference surface is 
the (111) surface, as it is energetically favorable and the closest packed configuration for 
Cu (thus calculations give a maximum Cu contaminant concentration).75 Given the Cu+ 
depth profiles, the Cu+ secondary ion signal intensity corresponding to the graphene layer 
can be fit at the precise depth because that depth corresponds to the maximum C+ 
secondary ion signal intensity.76,77 The Cu (111) surface gives 𝑐𝑅 of 2.21 × 10
15 at/cm2 and 
𝐼𝑅 of 3.4 × 10
4 counts. 
The mapping results are shown in Figure 4.9(a)-(d). The surface copper 
concentration on graphene transferred with PMMA stamp method (Figure 4.9(b)) is ~two 
orders of magnitude larger than the copper concentration on the reference bare SiO2 
substrate (Figure 4.9(a)). On the other hand, the copper contamination on the graphene 
directly delaminated from copper substrate (Figure 4.9(c)) is ~three orders of magnitude 
smaller than reference and copper concentration remained on graphene after etching copper 
from copper/SiO2 delamination is an order of magnitude smaller than the reference SiO2. 
The reason is likely due to the fact that with the PMMA transfer method, copper has to be 
etched from the bottom surface of the graphene which eventually will be in contact with 
the final substrate that is used for scooping it out of the solution. As a result, one cannot 






Figure 4.9:  TOF SIMS maps show the copper contamination levels of (a) SiO2 reference 
sample, (b) graphene transferred by PMMA stamp method, (c) mechanical 
delamination of graphene from copper seed layer and (d) mechanical 
delamination of copper from SiO2 substrate.  
 
 
However in direct delamination of copper from SiO2 substrate, the copper is etched 
from the top face of graphene which will be rinsed with DI water several times later on. 
This will reduce the copper concentration on the surface.   
 
4.8. SUMMARY 
Large-scale device application of graphene is not possible without addressing the 
question of integrating graphene to Si substrate. We addressed this question by developing 
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a permanent bonding technique between graphene and the final device substrate. The 
bonding is based on mechanical delamination of different interfaces of thin films and is 
proved to be very efficient in delaminating large area of graphene with high continuity. 
This technique which is tested on substrates up to 1×4 cm2 can potentially scaled up to 
wafer-scale. Our findings indicate that the copper contamination level obtained from our 
delamination technique is a few orders of magnitude smaller than what that has already 
achieved with widely-used PMMA-assisted method. This holds great promise for the future 



















Chapter 5 : CVD Monolayer MoS2 Field Effect Transistors 
 
5.1. INTRODUCTION 
The remarkable electrical, mechanical, and optical properties of graphene has 
initiated research on other two-dimensional (2D) materials such as transition-metal 
dichalcogenides (TMDs). Of the TMDs, molybdenum disulfide (MoS2) has particularly 
attracted a lot of attention to its tunable energy bandgap as a function of number of 
monolayers, e.g. bulk MoS2 has an indirect bandgap of 1.3 eV, while monolayer MoS2 has 
a direct bandgap of 1.8 eV.78-80 This tunable bandgap allows for high Ion/Ioff FETs and the 
confinement of channel charge carriers to nearly atomic thicknesses (0.65 nm) which 
improves gate control and reduces short-channel effects. However, the device-to-device 
variability of the electrical performance of FETs fabricated on 2D materials, including gate 
hysteresis and imprecise threshold voltage (Vth) control is usually considered a challenge 
to their commercialization. One of the main reasons of this variation is known to be 
environmental moisture adsorbed on the hydroxylated gate dielectric surface and the 
hydrophilic surface of MoS2.
81-84 In this chapter, a general method for improving the DC 
electrical performance of MoS2 FETs using a polymer cap is demonstrated. The polymer 
used for this study is the DuPont Teflon-AF. It has an amorphous structure and a polar 
bonds of C-F with dipole moments of 1.13 D.85 MoS2 FETs were encapsulated inside 
Teflon AF by a spin coating process (4000 rpm, 1 minute) and cured at 250 ºC for 30 
minutes in N2 glovebox. The electrical performance of ~ 60 MoS2 FET at low and high 
electric field were monitored before and after applying the cap. The polymer causes no 





Figure 5.1:  Schematic of the CVD growth furnace. 
    
5.2. CVD GROWTH OF MOS2 
The MoS2 atomic layer films were grown on heavily doped Si wafers capped by 
300 nm SiO2 and by standard vapor transfer growth process. A schematic of the CVD tube 
system used for growing MoS2 is shown in Figure 5.1.  
Large area MoS2 monolayer films were grown directly on surface cleaned SiO2 
(285 nm)/ Si substrates using vapor transport process starting from solid precursors. The 
starting materials were MoO3 (15 mg) and sulfur (1 g) powder that were loaded in separate 
alumina crucibles and placed inside the tube (inner diameter = 22 mm), with the sulfur 
crucible outside the actual furnace and heated independently using a heating tape.  
After loading the starting material and the substrates, the tube was pumped down 
to base pressure (< 10 mTorr), and then the gas lines were purged by flowing in UHP N2 
gas at 200 sccm. After 4 purging cycles, the tube was brought to atmospheric pressure with 
N2 flow at 10 sccm. Then temperature of the furnace was raised to 850 °C at a rate of 50 
°C/min. When the temperature of the tube furnace was at 650 °C, the sulfur was heated to 
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150 °C (+/- 5 °C) and kept at that temperature. The growth continued for 5 min at 850 °C. 
After the 5 minutes at 850 °C the heater to the furnace was turned off for cooling without 
any feedback. Heating of the sulfur was cut off once the furnace cooled down to 650 °C. 
By controlling the growth parameters we were able to obtain pseudo-continuous areas in 
the mm by mm scale. An image of the Si/SiO2 chip and a microscope image of the 
monolayer MoS2 under microscope is shown in Figure 5.2.  
 
 
Figure 5.2:  Image of the Si/SiO2 substrate after the growth and a microscope image of the 
monolayer MoS2.  
 
5.3. RAMAN AND PHOTOLUMINESCENCE METROLOGY 
Because of its sensitivity to interlayer coupling, Raman spectroscopy is a standard 
technique to determine the number of CVD-grown monolayers. Also, the direct bandgap 
of monolayer MoS2, leads to a pronounced photoluminescence (PL) peak when excited by 
the same laser in the Raman setup. Figure 5.3 (a) and (b) show the corresponding Raman 






Figure 5.3:  Raman and PL spectra of ML MoS2 before and after applying the polymer cap. 
Comparison of (a) absolute values, and (b) normalized values of Raman 
peaks. Comparison of (c) absolute values and (b) normalized values of PL 
peaks.  
 
The Raman peak positions of an out-of-plane A1g and in-plane E
1
2g peaks for 
monolayer MoS2 is 409 and 389 cm
-1 corresponding to a peak separation of 19.8 cm-1, 
characteristics of monolayer MoS2.
86 The PL peak position of the A exciton is at 1.86 eV, 
consistent with reported values for monolayer MoS2.
87 No changes is observed in Raman 
and PL spectra suggesting that the polymer encapsulation does not lead to any structural 




5.4. DEVICE FABRICATION PROCESS 
Back-gated filed-effect transistors were used as the chosen platform to study the 
electrical properties of the CVD monolayer MoS2 films. In order to statistically study the 
film, a device fabrication method based on photolithography and similar to the fabrication 
process of GFETs were used. The details of the fabrication process is explained in 
Appendix D. 
The device fabrication process started by growing 300 nm thermally-grown SiO2 
on heavily p-doped (ρ = 0.001-0.01 Ω.cm). Using photo-lithography and a bilayer resist 
process, the alignment marks, Cr/Pt (4 nm/15 nm), were patterned and deposited. A 20-
second rinse in the Piranha solution was used for the lift-off process. This helped to ensure 
no photoresist contamination is left on the growth surface.     
In the next step, the monolayer MoS2 was grown on the substrates using the CVD 
process described in section 5.2.  
The next step after the growth is to isolate FET channels. For this step, photoresist 
S1805 is spin coated on the sample and baked at 120 ºC. Using a photolithography process, 
the resist is exposed for 4 seconds and developed in MF-26A developed solution for 1 
minute. Using Cl2 plasma (40 mTorr, Power: 75 W for 1 minute) the device channels were 
isolated. Without removing the resist from the MoS2 channels, LOR 3B and S1805 are spin 
coated on the substrate and baked. In the last step the source and drain contacts are 
patterned and filled with Ag/Pd (20 nm/ 20 nm) metal pads.  
The lift-off process is done in Remover PG at 50 ºC, followed by Acetone and IPA 
rinse.  
Using this technique, devices with constant channel length of 3 μm and variable 






Figure 5.4:  Electrical transport characteristics of ML MoS2 FETs of devices with fixed 
channel length (L = 3 μm) and variable channel width (W = 3, 6 and 9 μm) 






Figure 5.5:  Electrical transfer curves of representative MoS2 FETs before and after 
applying the polymer cap in (a) log scale and (b) linear scale.  
 
5.5. DC ELECTRICAL CHARACTERIZATIONS  
The DC electrical performance of 60 randomly-chosen back-gated MoS2 FETs 
were tested before and after applying the Teflon-AF cap. The statistics of the electrical 
performance of the FETs were then studied and were compared to show the performance 
improvement by applying a capping layer.  
Figure 5.4(a)-(f) show the transport electrical characteristics of MoS2 FETs with 
fixed channel length of 3 μm and variable channel width of 3, 6 and 9 μm.  
The use of polymer cap enables significant improvement in key performance 
metrics of all the tested devices, reduces the electrical performance variations and improves 
the devices to device consistency.  
Figure 5.5(a) compare the transfer curves of representative MoS2 FETs, before and 
after applying the polymer cap. The threshold voltage that can be extracted by interpolating 
the linear regime of the transfer curve, shifts towards more positive values (Figure 5.5(b)). 
The off-current is reduced by an order of magnitude, resulting in a similar improvement in 
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the transistor Ion/Ioff ratio. The subthreshold swing behavior is improved in all devices after 
applying the polymer cap. The reduction in subthreshold swing and Ion/Ioff could be a direct 
result of the polar nature of the Teflon-AF cap which neutralizes the charge impurities and 




Figure 5.6:  (a) Schematic cross section and energy band diagram of MoS2 FET before 
polymer encapsulation shows the impact of local electric fields of adsorbates 
in room ambient on the channel charge conduction. (b) Schematic cross 
section and the band diagram of the MoS2 FET after applying the polymer 
cap shows a reduction of the carrier density duo to the internal dipole electric 
field of the C-F bonds in the polymer. Diagrams are sketched for Vg = Vd = 0 




Figure 5.6 shows a schematic of the device cross section and the energy band diagram 
before and after applying the polymer cap. The hydrophobic nature of the cap repels the 
moisture molecules of the ambient. This reduces the charge sharing between the ambient 
moisture molecules and the channel and reduces the off current state. The dipole moments 
of the cap can get easily aligned to the external electric field of the back gate and reduces 
the charge density within the channel. This reduction in the charge density shows up in the 
form of a slight reduction in the drain current.      
 
5.6. DEVICE PERFORMANCE STATISTICS  
The histogram distributions of the threshold voltage (Vth) and hysteresis of 60 
devices measured in ambient condition before and after applying the cap are presented in 
Figure 5.7.   
Before applying the cap, the Vth of ML MoS2 FETs ranges -25 to 25 V and with the 
off-state current value reaching 10 nA/μm. This prevents the FETs from turning off 
completely at Vg=0 V. The Vth data shows a positive shift and a narrower distribution after 
applying the polymer cap. The average value of Vth shifts from ~20 V to ~53 V after 
applying the polymer cap, reducing the drain current by ~ 2-3 orders of magnitude at Vg = 
0 V. This positive shift could be due to lower density of the carriers in the channel after 
applying the cap. This along with the improvement of the subthreshold swing lead to the 
lower drain current at 0 V.  
The gate hysteresis depends on several factors such as the gate sweep range, the 
sweep steps and the impact of environment on the channel and gate oxide. The first two 
factors are the same for pre and post polymer application. The gate bias ranges -100 V <Vg 
< 100 V and ΔVg = 1 V for both cases. The main difference, coming from the third factor, 
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causes a smaller average ΔVg and an improved consistency from device to device after 




Figure 5.7:  Histogram distribution of the threshold voltage (Vth) and the hysteresis before 
and after applying the polymer cap.  
 
The histogram distributions of the subthreshold swing (SS) and mobility before and 
after applying the cap are presented in Figure 5.8.   
The subthreshold swing (SS) is calculated using equation 5.2:  
 
                                       𝑆𝑆 = ln (10)
𝑑(𝑉𝑔)
𝑑(𝑙𝑛(𝐼𝑑))
                                     (5.2) 
 
Because of using 300 nm thick SiO2 gate dielectric, the SS values are in the range 
of several V/Dec. The average subthreshold swing value shows 31% improvement after 
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applying the polymer cap and reduces from 16 V/Dec to 11 V/Dec. This could be 




Figure 5.8:  Histogram distribution of subthreshold swing (SS) and field effect mobility 
before and after applying the polymer cap.  
 
The field-effect mobility (μ) can be extracted based on the slope of dId/dVg fitted to 
the linear regime of the transfer curves using the following equation:   
 





    (5.1) 
 
where W and L are the width and length of channel, Cox= 115E-10 F/cm
2 is the capacitance 
per unit area of the 300 nm gate oxide dielectric, Vd=0.2 V is the drain voltage, Vg and Id 
are the gate voltage and drain current respectively. The extracted filed-effect mobility 
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ranges 1-5 cm2/Vs. The average mobility does not show a significant change after applying 
the polymer cap. This indicates that the adsorbates in the ambient does not play a significant 
role in scattering carriers. It has been reported previously that the dominant scattering 




Figure 5.9:  High field behavior of a representative MoS2 FET (a) before and (b) after 
applying the polymer cap. 
 
5.7. HIGH-FIELD BEHAVIOR 
The high electric field behavior of a representative MoS2 FET before and after 
applying the polymer is shown in Figure 5.9 (a) and (b). As in low electric field regime, 
the drain current shows a slight reduction after applying the polymer, which can be 
understood by a reduction in the carrier density of the channel. The MoS2 FET shows a 
semi-saturation behavior after applying the polymer cap. The origin of this current 
saturation is not well understood but could be due to the minimized charge sharing and 




5.8. SUMMARY   
The CVD growth of large area monolayer MoS2 and the uniformity of the material 
and electrical properties of the grown film was demonstrated. We used a platform of back-
gated field-effect transistors to evaluate the device performance. The electrical 
performance of the MOS2 FETs was evaluated before and after applying a polar polymer 
coating (Teflon-AF). The data shows improvement in key device metrics, suggesting that 
the polar nature of the polymer cap reduces the impact of charge defects and interfacial 
electronic traps on device performance. The cap, which is only 100 nm thin, can be used 




Chapter 6: Conclusion 
The combination of the 2D solids with Si technology is widely considered among 
the greatest prospects of adopting the discoveries of this new category of materials in 
research laboratories into practical electronic applications. Integrated 2D solids with Si can 
benefit from both the maturity of Si technology and the outstanding electronic, optical, 
thermal and mechanical properties of these materials.  
However, this integration has proven to be a grand challenge due to (i) the lack of 
a reliable large-scale preparation scheme for 2D materials which is compatible with the 
standard Si technology and preserves the high performance of the mechanically-exfoliated 
films and (ii) a reliable transfer/bonding method for bonding 2D materials to the target Si 
substrates. 
In this thesis, we tried to address the first challenge by adopting the chemical vapor 
deposition mechanism for large-scale growth of graphene and molybdenum disulfide. The 
uniformity of the CVD-grown films and the device performance consistency was discussed 
in details. 
The challenge of bonding to Si platform was addressed by a novel approach, 
mechanical delamination technique. The graphene obtained by direct delamination 
method, showed promising electrical properties. To reduce the film roughness after the 
transfer process, further research is required, such as new growth techniques for 
synthesizing graphene on single-crystalline substrates.  
 









Grow 300 nm SiO2 using “Gate oxide” furnace and running 




Deposit ≤ 1 µm of Cu (purity 99.999% in graphite crucible) 
by CHA1, deposition rate ≤ 1 nm/sec, the temperature of the 







1. Load the Cu coated Si substrate into the BM 
chamber. 
2. Wait for the pressure < 0.03 mBar. 
3. Purge with H2 (1000 sccm) for 40 seconds.  
4. Pump to pressure < 0.02 mBar.  
5. Flow H2 with 1000 sccm and 10 mBar . 
6. Start bottom and top heaters with 150 ºC/min.  
7. Start IR sensor at TC (thermos-couple reading) = 
550 ºC. 
8. Tune IR to 910 ºC (50 ºC/min).   
9. At IR = 910 ºC, wait for 300 seconds (annealing step 
in H2 ambient). 
10. Turn off H2 flow.  
11. Wait for the pressure < 0.5 mBar.  
12. Turn on CH4 (flow rate: 15 sccm) and wait for 40 
seconds.  
13. Grow graphene for 360 seconds.  
14. Start cooling down by setting top and bottom heater 
to 400 ºC. 
15. Turn off IR sensor and CH4 flow at 550 ºC. 
16. Turn on N2 flow (500 sccm) and wait for the 
temperature to go down to 120 ºC. 
17. Unload the wafer. 
Table A1: The details of wafer-scale growth of graphene on copper thin films.   
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 B: Graphene transfer to 100 mm Si Substrate 
Step Details 
1 
Spin coat 495 PMMA A4 on 100 mm growth substrate of graphene 
(2000 rpm for 60 seconds).   
2 
Clean up the edges of the wafer using Acetone and a clean wipe.  
3 
Leave the wafer into a vacuum desiccator for 24 hours to dry up.    
4 
Mix 1 ml of BOE (1:6) with 40 ml of APS-100 copper etchant in a 
clean Pyrex dish.  
5 
Immerse the PMMA-coated wafer into the etching solution for ~ 4 
hours. Check for the copper to be etched completely and graphene 
to be floating on the etching solution.    
6 
Remove the graphene/PMMA stack from the etching solution 
using a clean 100 mm Si wafer and place it into DI water for half 
an hour. This step can be repeated to reduce the copper 
contamination caused by the previous etching step.     
7 
Remove the graphene from DI water, using the target substrate.  
8 
Leave the substrate in a vacuum desiccator for 24 hours to dry up.   
9 
Bake the PMMA on the hot plate at 180 ºC for 3-5 minutes. 
10 
Remove the PMMA by immersing the substrate in Acetone for ~8 
hours. Acetone can be refreshed every hour to reduce the PMMA 
residue.  
11 
Rinse with IPA and gently blow dry with N2 gun.  
Table B1: Steps for transferring graphene from 100 mm Si substrate to the same size 





C: Fabrication steps of GFETs 
     Step Details 
1.  
SiO2 Growth 
Grow 90 nm SiO2 using “Gate oxide” furnace and running 









1. Coat with LOR 3B (3000 rpm for 45 seconds), bake on 
the hot plate at 170 ºC for 5 minutes. 
2. Coat with S1805 (4000 rpm for 60 seconds), bake on 
the hot plate at 120 ºC for 2 min. 
3. Expose for 0.6 seconds by EVG aligner (36.5 mW/cm2 
for 405 nm wavelength and 19.5 mW/cm2 for 365 nm 
wavelength).  
4. Develop at MIF-300 for 2-2.5 minutes. 
5. Rinse with DI water and blow dry with N2 gun.  
6. Deposit Ti/Pd (1.8 nm/48 nm) with CHA1. 
7. Immerse in Remover PG for ~1 hour (T=300 K), slowly 
agitate to see the photoresist coming off.  
8. Immerse in Acetone and IPA for 2 minutes each and 





1. Coat with S1805 (4000 rpm for 60 sec). 
2. Bake on the hot plate at 120 ºC for 2 minutes. 
3. Expose for 0.6-0.7 seconds by EVG aligner. 
4. Develop in MIF-319 for 75 seconds. 
5. Rinse with DI water and blow dry with N2 gun.  
6. Etch graphene using Plasmatherm II and O2 plasma (O2 
pressure: 200 mTorr, Power: 50 W for 55 seconds). 
7. Check under microscope to make sure graphene is 








1. Coat with LOR 3B (3000 rpm for 45 seconds), bake on 
the hot plate at 170 ºC for 5 minutes. 
2. Coat with S1805 (4000 rpm for 60 seconds), bake on 
the hot plate at 120 ºC for 2 min. 
3. Expose for 0.6 seconds by EVG aligner.  
4. Develop at MIF-300 for 2-2.5 minutes. 
5. Rinse with DI water and blow dry with N2 gun.  
6. Deposit Ti/Pd (1.8 nm/48 nm) with CHA1. 
7. Immerse in Remover PG (40 ºC) for ~5 minutes, slowly 
agitate to see the photoresist coming off.  
8. Immerse in Acetone and IPA for 2 minutes each and 
gently blow dry with N2 gun.  
















D: Fabrication steps of FETs on MoS2 




1. Coat with LOR 3B (3000 rpm for 45 seconds), bake 
on the hot plate at 170 ºC for 5 minutes. 
2. Coat with S1805 (4000 rpm for 60 seconds), bake on 
the hot plate at 120 ºC for 2 min. 
3. Expose for 4 seconds by MA6 aligner.  
4. Develop the resist using MF-26A for 1 minute. 
5. Rinse with DI water and blow dry with N2 gun.  
6. Deposit Cr/Pt (4 nm/16 nm) with CHA1. 
7. Immerse in Remover PG for ~5 minutes (T=40 ºC) 
to lift off the resist.  
8. Immerse in Acetone and IPA for 2 minutes each and 
blow dry with N2 gun. 
9. Clean in Piranha solution for 10 seconds to remove 
resist residue before MoS2 growth.  
2. 
MoS2 growth 
Grow monolayer MoS2 at 850 ºC using solid 
precursors.   
3. 
Isolation of 
Device Channels  
1. Coat with S1805 (4000 rpm for 60 sec). 
2. Bake on the hot plate at 120 ºC for 2 min. 
3. Expose for 4 seconds by MA6 aligner.  
4. Develop the resist using MF-26A for 1 minute. 
5. Rinse with DI water and blow dry with N2 gun.  
6. Etch graphene using Plasmatherm II and Cl2 plasma 
(Cl2 pressure: 40 mTorr, Power: 75 W for 1 minute).  
7. Check under microscope to make sure MoS2 is 





1. Coat with LOR 3B (3000 rpm for 45 seconds), bake 
on the hot plate at 170 ºC for 5 minutes. 
2. Coat with S1805 (4000 rpm for 60 seconds), bake on 
the hot plate at 120 ºC for 2 min. 
3. Expose for 4 seconds by MA6 aligner.  
4. Develop the resist using MF-26A for 1 minute. 
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5. Rinse with DI water and blow dry with N2 gun.  
6. Deposit Ag/Pd (20 nm/20 nm) with CHA1. 
7. Immerse in Remover PG (40 ºC) for ~5 minutes, 
slowly agitate to see the photoresist coming off.  
8. Immerse in Acetone and IPA for 2 minutes each and 
gently blow dry with N2 gun.  
5. Polymer 
Encapsulation 
1. Spin coat Teflon AF at 4000 rpm for 1 minute. 
2. Cure at 250 ºC for 30 minutes in N2 glovebox.  
Table D1: The details of fabrication and encapsulation of FETs on monolayer MoS2 





















[1] Novoselov, K.S.; Geim, A.K.; Morozov, S.V.; Jiang, D.; Zhang, Y.; Dubonos, S.V.; 
Grigorieva, I. V.; Firsov, A. A., Electric Field Effect in Atomically Thin Carbon 
Films, Science 306, 666-669, 2004. 
[2] Emtsev, K. V.; Bostwick, A.; Horn, K.; Jobst, J.; Kellogg, G. L.; Ley, L.; 
McChesney, J. L.; Ohta, T.; Reshanov, S. A.; Röhrl, J.; Rotenberg, E.; Schmid, A. 
K.; Waldmann, D.; Weber, H. B.; Seyller, T., Towards Wafer-Size Graphene 
Layers by Atmospheric Pressure Graphitization of Silicon Carbide, Nature 
Material 8, 203-207, 2009.  
[3] Berger, C.; Song, Z.; Li, X.; Wu, X.; Brown, N.; Naud, C.; Mayou, D.; Li, T.; Hass, 
J.; Marchenkov, A. N.; Conrad, E. H.; First, P. N.; de Heer, W. A., Electronic 
Confinement and Coherence in Patterned Epitaxial Graphene, Science 312, 1191-
1196, 2006. 
[4] Dikin, D.A.; Stankovich, S.; Zimney, E. J.; Piner, R. D.; Dommett, G. H. B.; 
Evmenenko, G.; Nguyen, S. T.; Ruoff, R. S., Preparation and Characterization of 
Graphene Oxide Paper, Nature 448, 457-460, 2007.  
[5] Eda, G.; Fanchini G.; Chhowalla, M., Large Area Ultrathin Films of Graphene 
Oxide as a Transparent and Flexible Electronic Material, Nature Nanotechnology 
3, 270-274, 2008. 
[6] Bae, S.; Kim, H.; Lee, Y.; Xu, X.; Park, J.S.; Zheng, Y.; Balakrishnan, J.; Lei, T.; 
Kim, H. R.; Song, Y.; Kim, Y. J.; Kim, K. S. Özyilmaz, B.; Ahn, J. H.; Hong, B. 
H.; Iijima, S., Roll-to-Roll Production of 30-inch Graphene Films for Transparent 
Electrodes, Nature Nanotechnology 5, 574-578, 2010.  
[7] Li, X.; Cai, W.; An, J.; Kim, S.; Nah, J.; Yang, D.; Piner, R.; Velamakanni, A.; 
Jung, I.; Tutuc, E.; Banerjee, S. K.; Colombo, L.; Ruoff, R. S., Large Area Synthesis 
of High Quality and Uniform Graphene Films on Copper Foils, Science 324, 1312-
1314, 2009. 
[8] Lee,Y.; Bae, S.; Jang, H.; Jang, S.; Zhu, S. E.;Sim, S. H.; Song, Y. I.; Hong, B. H.; 
Ahn, J. H., Wafer-Scale Synthesis and Transfer of Graphene Films, Nano Letters 
10, 490-493, 2010. 
[9] Lee, J. H.; Lee, E. K.; Joo, W. J.; Jang, W.; Kim, B. S.; Lim, J. Y.; Choi, S. H.; 
Ahn, S. J.; Ahn, J. R.; Park, M. H.; Yang, C. W.; Choi, B. L.; Hwang, S. W.; Whang, 
D., Wafer-Scale Growth of Single Crystal Monolayer Graphene on Reusable 
Hydrogen-Terminated Germanium, Science 344, 286-289, 2014. 
[10] Ohta, T.; Bostwick, A.; Seyllet, T.; Horn, K.; Rotenberg, E., Controlling the 
Electronic Structure of Bilayer Graphene, Science 313, 951-954, 2006. 
[11] Yang, W.;  Chen, G.; Shi, Z.; Liu, C. C.; Zhang, L.; Xie, G.; Cheng, M.; Wang, D.; 
Yang, R.; Shi, D.; Watanabe, K.; Taniguchi, T.; Yao, Y.; Zhang, Y.; Zhang, G., 
83 
 
Epitaxial Growth of Single Domain Graphene on Hexagonal Boron Nitride, Nature 
Materials 12, 792-797, 2013.  
[12] Chua, C. K.; Puera, M., Chemical Reduction of Graphene Oxide: A Synthetic 
Chemistry Viewpoint, Chemical Society Reviews 43, 291, 2014.  
[13] Heo, J.; Chung, H. J.; Lee, S. H.; Yang, H.; Shin, J.; Chung, U. I.; Seo, S. Integration 
of High Quality Top-Gated Graphene Field Effect Devices on 150 mm Substrate. 
IEEE Device Research Conference, 31-32, 2011.  
[14] Li, Z.; Wu, P.; Wang, C.; Fan, X.; Zhang, W.; Zhai, X.; Zeng, C.; Li, Z.; Yang, J.; 
Li, J. H.; Low Temperature growth of Graphene by Chemical Vapor Deposition 
Using Solid and Liquid Carbon Sources, ACS Nano 5, 3385-3390, 2011. 
[15] Li, Z.; Wu, P.; Wang, C.; Fan, X.; Zhang, W.; Zhai, X.; Zeng, C.; Li, Z.; Yang, J.; 
Li, J. H.; Low Temperature growth of Graphene by Chemical Vapor Deposition 
Using Solid and Liquid Carbon Sources, ACS Nano 5, 3385-3390, 2011. 
[16] Lee, J.; Ha, T. J.; Li, H.; Parrish, K. N.; Holt, M.; Dodabalapur, A.; Ruoff, R. S.; 
Akinwande, D., 25 GHz Embedded-Gate Graphene Transistors with High-κ 
Dielectrics on Extremely Flexible Plastic Sheets. ACS Nano 7, 7744-7750, 2013. 
[17] Wang, X.; Tao, L.; Hao, Y.; Liu, Z.; Chou, H.; Kholmanov, I.; Chen, S.; Tan, C.; 
Jayant, N.; Yu, Q. et al. Direct Delamination of Graphene for High-Performance 
Plastic Electronics. Small 10, 694-698, 2014. 
[18] Wood, J. D.; Schmucker, S. D.; Lyons, A. S.; Pop, E.; Lyding, J. W. Effects of 
Polycrystalline Cu Substrate on Graphene Growth by Chemical Vapor Deposition. 
Nano Letters 11, 4547-4554, 2011. 
[19] Frank, O.; Vejpravova J.; Holy, V.; Kavan, L.; Kalbac, M., Intercation between 
Graphene and Copper Substrate: the Role of Lattice Orientation, Arxiv 1401, 
1401.8089, 2014. 
[20] Tao, L.; Lee, J.; Chou, H.; Holt, M.; Ruoff, R. S.; Akinwande, D., Synthesis of 
High Quality Monolayer Graphene at Reduced Temperature on Hydrogen-
Enriched Evaporated Copper (111) Films, ACS Nano 6, 2319-2325, 2012. 
[21] Hao, Y.; Bharathi, M. S.; Wang, L.; Liu, Y.; Chen, H.; Nie, S.; Wang, X.; Chou, 
H.; Tan, C.; Fallahazad, B. et al. The Role of Surface Oxygen in the Growth of 
Large Single-Crystal Graphene on Copper, Science 342, 720-723, 2013. 
[22] Kim, J.; Park, H.; Hannon, J. B.; Bedell, S. W.; Fogel, K.; Sadana, D. K.; 
Dimitrakopoulos, C. Layer-Resolved Graphene Transfer via Engineered Strain 
Layers, Science 342, 833-836, 2013. 
[23] Tsen, A. W.; Brown, L.; Levendorf, M. P.; Ghahari, F.; Huang, P. Y.; Havener, R. 
W.; Ruiz-Vargas, C. S.; Muller, D. A.; Kim, P.; Park, J. Tailoring Electrical 
Transport Across Grain Boundaries in Polycrystalline Graphene, Science 336, 
1143-1146, 2012. 
[24] Huang, P. Y.; Ruiz-Vargas, C. S.; van der Zande, A. M.; Whitney, W. S.; 
Levendorf, M. P.; Kevek, J. W.; Garg, S.; Alden, J. S.; Hustedt, C. J.; Zhu, Y. et al. 
Grain and Grain Boundaries in Single-layer Graphene Atomic Patchwork Quilt, 
Nature 469, 389-393, 2011. 
84 
 
[25] Li, X.; Magnuson, C. W.; Venugopal, A.; An, J.; Won Suk, J.; Han, B.; Borysiak, 
M.; Cai, W.; Velamakanni, A.; Zhu, Y. et al. Graphene Films with Large Domain 
Size by a Two-Step Chemical Vapor Deposition Process, Nano Letters 10, 4328-
4334, 2010. 
[26] Dong, R.; Guo, Z.; Palmer, J.; Hu, Y.; Ruan, M.; Hankinson, J.; Kunc, J.; 
Bhattacharya, S. K.; Berger, C.; de Heer, W. A., Wafer Bonding Solution to 
Epitaxial Graphene-Silicon Integration, J. of Physics D.: Applied Physics 47, 
094001-1:8, 2014. 
[27] Gao, L.; Ren, W.; Xu, H.; Jin, L.; Wang, Z.; Ma, T.;  Ma, L. P.; Zhang, Z.; Fu, Q.; 
 Peng, L. M.; Bao, X.; Cheng, H. M., Repeated Growth and Bubbling Transfer of 
Graphene with Millimeter Size Single Crystal Grains Using Platinum, Nature 
Communication 3, 699, 2012.  
[28] Yoon, T.; Shin, W. C.; Kim, T. Y.; Mun, J. H.; Kim, T. S.; Cho, B. J. Direct 
Measurements of Adhesion Energy of Monolayer Graphene as Grown on Copper 
and its Application to Renewable Transfer Process, Nano Letters 12, 1448-1452, 
2012. 
[29] Na, S. R.; , Suk, J. w.; Tao, L.; Akinwande, D.; Ruoff, R. S.; Huang, R.; Liechti, K. 
M. Selective Mechanical Transfer of Graphene from Seed Copper Foil Using Rate 
Effects, ACS Nano 9, 1325-1335, 2015. 
[30] Bhaviripudi, S.; Jia, X.; Dresselhaus, M. S.; Kong, J. Role of Kinetic Factors in 
Chemical Vapor Deposition Synthesis of Uniform Large-area Graphene Using 
Copper Catalyst, Nano Letters 10, 4128-4133, 2010. 
[31] Tao, L.; Lee, J.; Holt, M.; Chou, H.; McDonnell, S. J.; Ferrer, D. A.; Babenco, M. 
G.; Wallace, R. M.; Banerjee, S. K.; Ruoff, R. S. et al. Uniform Wafer-Scale 
Chemical Vapor Deposition of Graphene on Evaporated Cu (111) Film with 
Quality Comparable to Exfoliated Monolayer, J. Physical Chemistry C 116, 
24068–24074, 2012. 
[32] Rahimi, S.; Tao, L.; Chowdhury, S. F.; Park, S.; Jouvray, A.; Buttress, 
S.;  Rupesinghe, N.; Teo, K.; Akinwande, D., Toward 300 mm Wafer-scalable High 
Perfromance Polycrystalline Chemical Vapour Deposited Graphene Transistors, 
ACS Nano 8, 10471-10479, 2014.  
[33] Eckmann, A.; Felten, A.; Mishchenko, A.; Britnell, L.; Krupke, R.; Novoselov, K. 
S.; Casiraghi, C., Probing the Nature of Defects in Graphene by Raman 
Spectroscopy, Nano Letters 12, 3925-3930, 2012. 
[34] Cançado, L. G.; Takai, K.; Enoki, T.; Endo, M.; Kim, Y. A.; Mizusaki, H.; Jorio, 
A.; Coelho, L. N.; Magalhães-Paniago, R.; Pimenta, M. A. General Equation for 
Determination of the Crystallite Size La of Nano graphite by Raman Spectroscopy, 
Applied Physics Letters 33, 163106-1:3, 2006. 
[35] Robinson, J. A.; LaBella, M.; Zhu, M.; Hollander, M.; Kasarda, R.; Hughes, Z.; 
Trumbull, K.; Cavalero, R.; Snyder, D. Contacting Graphene, Applied Physics 
Letters 98, 053103-1:3, 2011. 
85 
 
[36] Huard, B.; Stander, N.; Sulpizio, J. A.; Goldhaber-Gordon, D. Evidence of the Role 
of Contacts on the Observed Electron-Hole Asymmetry in Graphene, Physical 
Review B. 78, 121402-1:4, 2008. 
[37] Pirkle, A.; Chan, J.; Venugopal, A.; Hinojos, D.; Magnuson, C. W.; McDonnell, S.; 
Colombo, L.; Vogel, E. M.; Ruoff, R. S.; Wallace, R. M. The Effect of Chemical 
Residues on the Physical and Electrical Properties of Chemical Vapor Deposited 
Graphene Transferred to SiO2, Applied Physics Letters 99, 122108:1-3, 2011.  
[38] Ishigami, M.; Chen, J. H.; Cullen, W. G.; Fuhrer, M. S.; Williams, E. D. Atomic 
Structure of Graphene on SiO2, Nano Letters 7, 1643–1648A, 2007.  
[39] Bai, J.; Liao, L.; Zhou, H.; Cheng, R.; Liu, L.; Huang, Y.; Duan, X. Top-Gated 
Chemical Vapor Deposition Grown Graphene Transistors with Current Saturation, 
Nano Letters 11, 2555-2559, 2011.  
[40] Scott, B. W.; Leburton, J. High-Field Carrier Velocity and Current Saturation in 
Graphene Field-Effect Transistors. 10th IEEE Conference on Nanotechnology, 
655-658, 2010.  
[41] Meric, I.; Han, M. Y.; Young, A. F.; Ozyilmaz, B.; Kim, P.; Shepard, K. L. Current 
Saturation in Zero-Bandgap, Top-Gated Graphene Field-Effect Transistors, Nature 
Nanotechnology 3, 654-659, 2008.  
[42] Tao, L.; Lee, J.; Li, H.; Piner, R. D.; Ruoff, R. S.; Akinwande, D. Inductively 
Heated Synthesized Graphene with Record Transistor Mobility on Oxidized Silicon 
Substrates at Room Temperature. Applied Physics Letters 103, 183115-1:4, 2013. 
[43] Parrish, K. N.; Akinwande, D. Impact of Contact Resistance on the 
Transconductance and Linearity of Graphene Transistors, Applied Physics Letters 
98, 183505:1-3, 2011. 
[44] Tan, Y. W.; Zhang, Y.; Bolotin, K.; Zhao, Y.; Adam, S.; Hwang, E. H.; Das Sarma, 
S.; Stormer, H. L.; Kim, P. Measurement of Scattering Rate and Minimum 
Conductivity in Graphene, Physical Review Letters 99, 246803-1:4, 2007. 
[45] Chen, J. H.; Jang, C.; Xiao, S.; Ishigami, M.; Fuhrer M. S. Intrinsic and Extrinsic 
Performance Limits of Graphene Devices on SiO2, Nature Nanotechnology 3, 206-
209, 2008. 
[46] Wang, X.; Li, X.; Zhang, L.; Yoon, Y.; Weber, P. K.; Wang, H.; Guo, J.; Dai, H. 
N-Doping of Graphene Through Electrothermal Reactions with Ammonia, Science 
324, 768-771, 2009. 
[47] Lee, J.; Ha, T. J.; Parrish, K. N.; Chowdhury, Sk. F.; Tao, L.; Dodabalapur, A.; 
Akinwande, D. High-Performance Current Saturating Graphene Field Effect 
Transistors with Hexagonal Boron Nitride Dielectrics on Flexible Polymeric 
Substrates, IEEE Electron Device Letters 34, 172-174, 2013. 
[48] Yang, X.; Liu, G.; Balandin, A. A.; Mohanram, K. Triple-Mode Single-Transistor 
Graphene Amplifier and Its Applications, ACS Nano 4, 5532-5538, 2010.  
[49] Wang, H.; Nezich, D.; Kong, J.; Palacios, T. Graphene Frequency Multipliers, 
IEEE Electron Device Letters 30, 547–549, 2009. 
86 
 
[50] Sack, E. A.; Lyman, R. C.; Chang, G. Y. Evolution of the Concept of a Computer 
on a Slice, Proc. of the IEEE 52, 1713-1720, 1964. 
[51] Brown, L. D.; Cai, T. T.; DasGupta, A. Interval Estimation for a Binomial 
Proportion, Statistical Science 16, 101-133, 2001. 
[52] Kim, S.; Nah, J.; Jo, I.; Shahrjerdi, D.; Colombo, L.; Yao, Z.; Tutuc, E.; Banerjee, 
S. K. Realization of a High Mobility Dual-Gated Graphene Field-Effect Transistor 
with Al2O3 Dielectric, Applied Physics Letters 94, 062107-1:3, 2009. 
[53] Li, X.; Magnuson, C. W.; Venugopal, A.; An, J.; Won Suk, J.; Han, B.; Borysiak, 
M.; Cai, W.; Velamakanni, A.; Zhu, Y. et al. Graphene Films with Large Domain 
Size by a Two-Step Chemical Vapor Deposition Process, Nano Letters 10, 4328-
4334, 2010.  
[54] Chan, J.; Venugopal, A.; Pirkle, A.; McDonnell, S.; Hinojos, D.; Magnuson, C. W.; 
Ruoff, R. S.; Colombo, L.; Wallace, R. M.; Vogel, E. M. Reducing Extrinsic 
Performance-Limiting Factors in Graphene Grown by Chemical Vapor Deposition, 
ACS Nano 6, 3224-3229, 2012. 
[55] Tsen, A. W.; Brown, L.; Levendorf, M. P.; Ghahari, F.; Huang, P. Y.; Havener, R. 
W.; Ruiz-Vargas, C. S.; Muller, D. A.; Kim, P.; Park, J. Tailoring Electrical 
Transport Across Grain Boundaries in Polycrystalline Graphene, Science 336, 
1143-1146, 2012. 
[56] Huang, P. Y.; Ruiz-Vargas, C. S.; van der Zande, A. M.; Whitney, W. S.; 
Levendorf, M. P.; Kevek, J. W.; Garg, S.; Alden, J. S.; Hustedt, C. J.; Zhu, Y. et al. 
Grain and Grain Boundaries in Single-layer Graphene Atomic Patchwork Quilt, 
Nature 469, 389-393, 2011. 
[57] Li, X.; Magnuson, C. W.; Venugopal, A.; An, J.; Won Suk, J.; Han, B.; Borysiak, 
M.; Cai, W.; Velamakanni, A.; Zhu, Y. et al. Graphene Films with Large Domain 
Size by a Two-Step Chemical Vapor Deposition Process, Nano Letters 10, 4328-
4334, 2010. 
[58] Adam, S.; Hwang, E. H.; Galitski, V. M.; Das Sarma, S., A Self-consistent Theory 
for Graphene Transport, Proc. National Academy of Science 104, 18392-18397, 
2007. 
[59] Hsu, A.; Wang, H.; Kim, K. K.; Kong, J.; Palacios, T. Impact of Graphene Interface 
Quality on Contact Resistance and RF Device Performance, IEEE Trans. Electron 
Devices 32, 1008-1010, 2011. 
[60] Shi,Y.; Dong, X.; Chen, P.; Wang, J.; Li, L. J. Effective Doping of Single-Layer 
Graphene from Underlying SiO2 Substrates, Physical Review B. 79, 115402-1:4, 
2009. 
[61] Lee, J.; Ha, T. J.; Li, H.; Parrish, K. N.; Holt, M.; Dodabalapur, A.; Ruoff, R. S.; 
Akinwande, D. 25 GHz Embedded-Gate Graphene Transistors with High-K 
Dielectrics on Extremely Flexible Plastic Sheets, ACS Nano 7, 7744-7750, 2013. 
[62] Hsu, A.; Wang, H.; Kim, K. K.; Kong, J.; Palacios, T. Impact of Graphene Interface 
Quality on Contact Resistance and RF Device Performance, IEEE Trans. Electron 
Device Letters 32, 1008-1010, 2011.  
87 
 
[63] Franklin, A. D.; Han, S. J.; Bol, A. A.; Perebeinos, V. Double Contacts for 
Improved Performance of Graphene Transistors, IEEE Electron Device Letters 33, 
17-19, 2012. 
[64] Li, X.; Zhu, Y.; Cai, W.; Borysiak, M.; Han, B.; Chen, D.; Piner, R. D.; Colombo, 
L.; Ruoff, R. S. Transfer of Large-Area Graphene Films for High-Performance 
Transparent Conductive Electrodes, Nano Letters 9, 4359-4363, 2009. 
[65] Rahimi, S.; Na, S. R.; Tao, L.; Liechti, K. M.; Akinwande, D. Wafer-scalable 
Growth and Delamination of Graphene for Silicon Heterogenouse VLSI 
Technology, IEEE Device Research Conference 197-198, 2014.   
[66] Chowdhury,S. F.; Sonde, S.; Rahimi, S.; Tao, L.; Banerjee, S.; Akinwande, D. 
Improvement of Graphene Field-effect Transistors by Hexamethyldisilazane 
Surface Treatment, Applied Physics Letters 105, 033117, 2014. 
[67] Ha, T. J.; Lee, J.; Akinwande, D.; Dodabalapur, A.,The Restorative Effect of 
Fluoropolymer Coating on Electrical Characteristics of Graphene Field-Effect 
Transistors, IEEE Electron Device Letters 34, 559-561, 2013. 
[68] Na, S. R.; Suk, J. W.; Ruoff, R. S.; Huang, R.; Liechti, K. M. Ultra Long-Range 
Interactions Between Large-area Graphene and Silicon, ACS Nano 8, 11234–
11242, 2014. 
[69] Frank, O.; Vejpravova J.; Holy, V.; Kavan, L.; Kalbac, M., Interaction Between 
Graphene and Copper Substrate: The Role of Lattice Orientation, Arxiv 1401, 
1401.8089, 2014. 
[70] Ferrari, A. C.; Bonaccorso, F.; Falko, V.; Novoselov, K. S.; Roche, S.; Boggilt, P.; 
Borini, S.; Koppens, F.; Palermo, V.; Pugno, N.; et al. Science and Technology 
Roadmap for Graphene, Related Two-Dimensional Materials and Hybrid Systems, 
Nanoscale 7, 4598–4810, 2015. 
[71] Lupina, G.; Kitzmann, J.; Costina, I.; Lukosius, M.; Wenger, C.; Wolff, A.; Vaziri,  
            S.; Ostling, M.; Pasternak, I.; Krajewska, A.; Strupinski, W.; Kataria, S.; Gahoi, A.; 
            Lemme, M.C.; Ruhl, G.; Zoth, G.; Luxenhofer, O.; Mehr, W. Residual Metallic  
            Contamination of Transferred Chemical Vapor Deposited Graphene, ACS Nano 
            DOI: 10.1021/acsnano.5b01261, 2015. 
[72] Hattori, T., Ed. Ultraclean Surface Processing of Si Wafers; Springer Verlag: 
Berlin, 1998. 
[73] Vermeire, B.; Lee, L.; Parks, H. G. The Effect of Copper Contamination on Field 
Overlap Edges and Perimeter Junction Leakage Current, IEEE Trans. 
Semiconductor Manufacturing 11, 232–238, 1998. 
[74] Benninghoven, A.; Rüdenauer, F. G.; Werner, H. W. Secondary Ion Mass 
Spectrometry: Basic Concepts, Instrumental Aspects, Applications, and Trends, J. 
Wiley. Chapter 5, 1987. 
[75] Zhang, J. M.; Ma, F.; Xu, K. W. Calculation of the Surface Energy of FCC Metals 




[76] Li, Q.; Chou, H.; Zhong, J.-H.; Liu, J.-Y.; Dolocan, A.; Zhang, J.; Cai, W. Growth 
of Adlayer Graphene on Cu Studied by Carbon Isotope Labeling, Nano Letters 13, 
486–90, 2013.  
[77] Chou, H.; Ruoff, R.; Dolocon, A. Revealing the Planar Chemistry of Two-
Dimensional Heterostructures at the Atomic Level, Nature Communication 6, 
DOI:10.1038, 2015.   
[78] Frey, G. L.; Elani, S.; Homyonfer, M.; Feldman, Y.; Tenne, R. Optical-absorption 
Spectra of Inorganic Fullerenelike MS2 (M=Mo, W), Physical Review B 57, 6666-
6671, 1998. 
[79] Mak, K. F.; Lee, C.; Hone, J.; Shan, J.; Heinz, T. F. Atomically Thin MoS2: A New 
Direct-Gap Semiconductor, Physical Review Letters 105, 136805-1:4, 2010. 
[80] Cao, T.; Wang, G.; Han, W. P.; Ye, H. Q.; Zhu, C. R.; Shi, J. R.; Niu, Q.; Tan, P. 
H.; Wang, E.; Liu, B. L.; Feng, J. Valley-selective Circular Dichroism of 
Monolayermolybdenum Disulphide, Nature Communication 3, 887, 2012. 
[81] Kim, W.; Javey, A.; Vermesh, O.; Wang, Q.; Li, Y.; Dai, H. Hysteresis Caused by 
Water Molecules in Carbon Nanotube Field-Effect Transistors, Nano Letters 2003, 
3, 193–198, 2003.  
[82] Franklin, A. D.; Tulevski, G. S.; Han, S.; Shahrjerdi, D.; Cao, Q.; Chen, H. Y.; 
Wong, H. S. P. and Haensch, W., Variability in Carbon Nanotube Transistors: 
Improving Device-to-Device Consistency, ACS Nano 6, 1109-1115, 2012. 
[83] Baugher, B. W. H.; Churchill, H. O. H.; Yang, Y.; Jarrilo-Herello, P., Intrinsic 
Electronic Transport Properties of High-quality Monolayer and Bilayer MoS2, 
Nano Lett. 13, 4212-4216, 2013. 
[84] Chow, P. K.; Singh, E.; Viana, B. C.; Gao, J.; Luo, J.; Li, J.; Lin, Z.; Elias, A. L.; 
Shi, Y.; Wang, Z.; Terrones, M.; Koratkar, N., Wetting of Mono and Few-Layered 
WS2 and MoS2 Films Supported on Si/SiO2 Substrates, ACS Nano 9, 3023-3031, 
2015. 
[85] Tavana, H.; Hair, M. L. and Neumann, W., Influence of Electronic Properties of 
Naphthalene Compounds on Contact Angles, J. Phys. Chem. B 110, 1294-1300, 
2006. 
[86] Li, H.; Zhang, Q.; Yap, C. C. R.; Tay, B. K.; Edwin, T. H. T.; Olivier, A.; 
Baillargeat, From Bulk to Monolayer MoS2: Evolution of Raman Scattering,  
Advanced Functional Materials, 22, 1385−1390, 2012. 
[87] Splendiani, A.; Sun, L.; Zhang, Y.; Li, T.; Kim, J.; Chim, C.-Y.; Galli, G.; Wang, 
F. Emerging Photoluminescence in Monolayer MoS2, Nano Letters, 10, 
1271−1275, 2010. 
[88] Jang, S.; Kim, B.; Geier, M. L.; Prabhumirashi, P. L.; Hersam, M. C.; Dodabalapur, 
A., Fluopolymer Coating for Improved Carbon Nanotube Transistor Device and 
Circuit Performance, Applied Physics Letters 105, 122107, 2014. 
 
 
